FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-15-2005, 01:24 PM
john
Guest
 
Posts: n/a
Default How to simulate a .NMC macro?

A hard macro created with fpga editor is saved in a .nmc file.

It can be saved in a .ncd design file.

I first thought of having this .ncd back in ISE to create a post PAR model, but how?

Maybe Modelsim can take others file format as inputs?

Thanks for help
Reply With Quote
  #2 (permalink)  
Old 12-15-2005, 01:36 PM
Antti Lukats
Guest
 
Posts: n/a
Default Re: How to simulate a .NMC macro?

"john" <[email protected]> schrieb im Newsbeitrag
news:[email protected]
>A hard macro created with fpga editor is saved in a .nmc file.
>
> It can be saved in a .ncd design file.
>

nmc is actually a special ncd file with different extension

> I first thought of having this .ncd back in ISE to create a post PAR
> model, but how?
>

you must create an desing that uses the NMC and do past par simulation

> Maybe Modelsim can take others file format as inputs?
>

no, not the NMC

> Thanks for help


Antti


Reply With Quote
  #3 (permalink)  
Old 12-15-2005, 03:00 PM
john
Guest
 
Posts: n/a
Default Re: How to simulate a .NMC macro?

HHIS...

another one, maybe no more complicated, but fpga_editor keeps closing every few minutes...

How to deal with the clock? Unable to route, and each clock input I have linked is a external pin. Is that normal behavior?

With the reset, I have the same kind of problem: unable to route from an external pin input...
Reply With Quote
  #4 (permalink)  
Old 12-15-2005, 03:13 PM
Antti Lukats
Guest
 
Posts: n/a
Default Re: How to simulate a .NMC macro?


"john" <[email protected]> schrieb im Newsbeitrag
news:[email protected]
> HHIS...
>
> another one, maybe no more complicated, but fpga_editor keeps closing
> every few minutes...
>
> How to deal with the clock? Unable to route, and each clock input I have
> linked is a external pin. Is that normal behavior?
>
> With the reset, I have the same kind of problem: unable to route from an
> external pin input...


fpga_editor really likes to speed close itself, seen the same thing

check last serive pack, + tactical patches on xilinx website, and get a lot
patience...

Antti


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
how to simulate verilog with rom in modelsim? seanzhang Verilog 6 09-11-2004 02:35 AM
so nobody knows how to simulate Rocket IO using Active HDL ? Adarsh Kumar Jain FPGA 0 01-16-2004 06:20 PM
please help, modelsim does not simulate Simone Winkler FPGA 4 10-21-2003 11:10 PM


All times are GMT +1. The time now is 06:33 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved