FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-21-2006, 09:51 PM
Antti
Guest
 
Posts: n/a
Default How simple can FPGA design be? (Mission Possible 2006)

Some things are simple.
Some things are fun.

FPGA's are both Simple and Fun - for all the Family!
Arent they?
Even on Sundays (when it rains)?

I think they are, and here is the story:

http://hydraxc.xilant.com/downloads/...ssible2006.pdf

Sorry for 1.6MB PDF download, some images are high-resolution.

Antti Lukats
from work on Sunday 21:50 local time

Reply With Quote
  #2 (permalink)  
Old 05-21-2006, 11:01 PM
Nial Stewart
Guest
 
Posts: n/a
Default Re: How simple can FPGA design be? (Mission Possible 2006)

> Antti Lukats
> from work on Sunday 21:50 local time



Lightweight, it's _22:01_ here, and I'm still in work :-(



Nial (about to go home).


Reply With Quote
  #3 (permalink)  
Old 05-21-2006, 11:04 PM
Nial Stewart
Guest
 
Posts: n/a
Default Forgot to say....

I see you don't know how to work the iron Antti.

Good job!


Nial



Reply With Quote
  #4 (permalink)  
Old 05-22-2006, 04:49 AM
int19h
Guest
 
Posts: n/a
Default Re: How simple can FPGA design be? (Mission Possible 2006)


"Antti" <[email protected]> wrote in message
news:[email protected] oups.com...
> Some things are simple.
> Some things are fun.
>
> FPGA's are both Simple and Fun - for all the Family!
> Arent they?
> Even on Sundays (when it rains)?
>
> I think they are, and here is the story:
>
> http://hydraxc.xilant.com/downloads/...ssible2006.pdf
>



I hope that iron had cooled down before you let Andre near it!

I got into a world of trouble once; my (at the time) 5 year old brother
bumped his arm into my soldering iron that was cooling off the edge of my
table clamped down by a textbook (those were some Spartan hobbyist days).
Mom and dad gave me a (warranted) verbal thrashing regarding safety... my
defence of "what was the little bastard doing in my room in the first place"
didn't cut it.



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Simple way to implement multi-stage pipeline design in Verilog [email protected] Verilog 1 12-05-2008 08:50 PM
Extension of submission deadline for EDPS 2006: March 05, 2006 [email protected] Verilog 0 02-23-2006 05:56 PM
Mission critical & low core voltages Daveb FPGA 8 12-15-2005 06:44 PM
Call For Papers: 2006 PDPTA, ICAI, SERP + more (28 joint conferences); Las Vegas, USA, June 2006 A. M. G. Solo FPGA 0 11-16-2005 07:01 PM
FPGA 2006 - Call for Papers - Now Accepting Submissions Guy Lemieux FPGA 0 08-08-2005 04:02 AM


All times are GMT +1. The time now is 02:18 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved