FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-22-2006, 05:09 PM
Weng Tianxiang
Guest
 
Posts: n/a
Default How to print a state flow graph for a state machine using Xilinx ISE or ModelSim

Hi,
Can you help explain a method to print a state flow graph for any state
machine design written in VHDL using either Xilinx ISE or ModelSim
software?

If neither has the ability of doing the function, what else software
can do it?

Thank you.

Weng

Reply With Quote
  #2 (permalink)  
Old 07-22-2006, 05:28 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: How to print a state flow graph for a state machine using XilinxISE or ModelSim

Weng Tianxiang wrote:

> Can you help explain a method to print a state flow graph for any state
> machine design written in VHDL


Altera Quartus has such a viewer.

-- Mike Treseler
Reply With Quote
  #3 (permalink)  
Old 07-23-2006, 01:29 AM
Jan Hansen
Guest
 
Posts: n/a
Default Re: How to print a state flow graph for a state machine using Xilinx ISE or ModelSim


"Weng Tianxiang" <[email protected]> wrote in message
news:[email protected] oups.com...
> Hi,
> Can you help explain a method to print a state flow graph for any state
> machine design written in VHDL using either Xilinx ISE or ModelSim
> software?
>
> If neither has the ability of doing the function, what else software
> can do it?
>

Well, I did a state machine in ISE some time ago, and as far as I can
remeber, it was a matter of chosing "print" from some meny. I dont recall
having any trouble with that at all.

Another thing is that I write my own state machines from now on. In VHDL.
Thats not difficult at all. And the code generated from ISE is not *that*
good, when it comes to human readability.


Reply With Quote
  #4 (permalink)  
Old 07-25-2006, 02:19 PM
Weng Tianxiang
Guest
 
Posts: n/a
Default Re: How to print a state flow graph for a state machine using Xilinx ISE or ModelSim

Hi Jan,
What I want is not let Xilinx ISE to generate a state machine code for
me, but I want ISE to print a flow graph of a state machine written in
VHDL.

Thank you.

Weng

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
weird problem printing Xilinx state machine starfire FPGA 1 01-08-2005 08:25 PM
Monolithic state machine or structured state machine? vax,3900 FPGA 6 05-12-2004 02:06 AM
state machine interaction with a xilinx block ram alison Verilog 0 08-16-2003 03:04 AM


All times are GMT +1. The time now is 05:00 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved