FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-03-2006, 09:05 AM
Rainier
Guest
 
Posts: n/a
Default How to open an ISE 8.1 project in ISE 7.1?

I want to open an ISE 8.1 project in ISE 7.1, but it seems impossible.
and there's even no compatibility property in the save option.

My project has verilog, vhdl, schematic and coregen files.

thanks.

Reply With Quote
  #2 (permalink)  
Old 05-03-2006, 09:15 AM
Antti
Guest
 
Posts: n/a
Default Re: How to open an ISE 8.1 project in ISE 7.1?

you cant.
recreate the project from scratch and add your files manually if you
really need it

Antti

Reply With Quote
  #3 (permalink)  
Old 05-03-2006, 01:16 PM
Nial Stewart
Guest
 
Posts: n/a
Default Re: How to open an ISE 8.1 project in ISE 7.1?

>I want to open an ISE 8.1 project in ISE 7.1, but it seems impossible.
> and there's even no compatibility property in the save option.
> My project has verilog, vhdl, schematic and coregen files.


Rainier,

Can I ask why you want to do this?

I have a project I have to update for a client, I was going to use
8.1, but after all the problems people have posted here I think
I might be better sticking to 7.1?


Nial.


Reply With Quote
  #4 (permalink)  
Old 05-03-2006, 02:40 PM
Antti
Guest
 
Posts: n/a
Default Re: How to open an ISE 8.1 project in ISE 7.1?

Hi Nial,

dont be so afraid of 8.1 - unless you already know why you should stick
with 7.1 or there are constraints from your client to use 7.1 I would
say the you should be fairly safe using 8.1 for the project.

As 8.x is the latest major version so it is the only one that gets
update-patches the issues 7.x had will never get fixed.

but of course make FULL PROJECT ZIP file and move it to other computer,
CDrom physical location BEFORE updating a client project from 7 to 8 !
just in case, all brakes in 8.x you can revert using the old one

Antti

Reply With Quote
  #5 (permalink)  
Old 05-03-2006, 03:05 PM
Ricky Su
Guest
 
Posts: n/a
Default Re: How to open an ISE 8.1 project in ISE 7.1?

thanks to Antti.

Nial,

I want to do this becasue the project I'm dealing with is a team work.
My partner use ISE8.1 while I'm using 7.1 coz it runs faster in my
computer.
you know, sometimes we have to make a decision between great features
and running speed.

Reply With Quote
  #6 (permalink)  
Old 05-03-2006, 08:07 PM
Fabio Rodrigues de la Rocha
Guest
 
Posts: n/a
Default Re: How to open an ISE 8.1 project in ISE 7.1?

Rainier wrote:
> I want to open an ISE 8.1 project in ISE 7.1, but it seems impossible.
> and there's even no compatibility property in the save option.
>
> My project has verilog, vhdl, schematic and coregen files.
>
> thanks.
>

I guess you need to create a new project and add the source files.
Reply With Quote
  #7 (permalink)  
Old 05-04-2006, 04:13 AM
Jeff Brower
Guest
 
Posts: n/a
Default Re: How to open an ISE 8.1 project in ISE 7.1?

Nial-

> ...after all the problems people have posted here I think
> I might be better sticking to 7.1?


Although known for a long time, In 8.1 these items are not fixed:

-using a loop var with same name more than once
(XST answer record 22625)

-nested loops (XST answer record 22066)

Another 7.1 issue was using @* 'wildcard' syntax in always block
sensitivity list; this did not work in 7.1, but I've not heard yet if
it works in 8.1.

-Jeff

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
open sparc t1 johnhull2008 Verilog 1 07-12-2008 07:17 AM
open sdf zip file paz Verilog 4 02-15-2007 12:03 PM
Open-drain bus [email protected] Verilog 10 01-11-2007 04:07 AM
VHDL Project Verilog open core compatibility? Cy Drollinger FPGA 1 09-30-2004 08:07 AM
pci X open core Geoffrey Wall FPGA 1 07-29-2004 05:52 PM


All times are GMT +1. The time now is 09:10 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved