FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-30-2005, 09:37 PM
Guest
 
Posts: n/a
Default How to map FPGA pin outputs and use User Constraints File (UCF) ?

Some of the xilinx fpga pins are wired to leds. P39 for instance is
wired in such a way. In my design I have a vhdl counter and want to
direct ISE (v.6.3i) to tie the output of the counter to P39. What is
the way to do this?

It seems that PACE does this, but then Floorplanner and FPGA Editor
seem to do something similar to this as well. When I tried to use PACE,
I saw I could specify the Loc as "BANK6", but could not figure out how
to directly assign to the pin #. In Floorplanner I could select
File->Read Constraints..., but wasn't sure this would do what I wanted
either.

In Xilinx ECS I could create a schematic that wires together the vhdl
counter. It occurs to me that this is also a possible place to assign
the output to P39. Is that true?

Thanks,
-beagle

Reply With Quote
  #2 (permalink)  
Old 03-30-2005, 10:45 PM
info_
Guest
 
Posts: n/a
Default Re: How to map FPGA pin outputs and use User Constraints File (UCF)?

IMO, the easiest to do this is in a UCF file.
If you like PACE, it will create one for you.
Otherwise, take an existing (non trivial) ucf, and modify it.
Beware of busses notation, between <>, (), and [] !
Make sure your ucf text file is in your projnav, attached to your
top level entity. And make sure you dont ask for the option to "ignore" it !!!

Bert

[email protected] wrote:

> Some of the xilinx fpga pins are wired to leds. P39 for instance is
> wired in such a way. In my design I have a vhdl counter and want to
> direct ISE (v.6.3i) to tie the output of the counter to P39. What is
> the way to do this?
>
> It seems that PACE does this, but then Floorplanner and FPGA Editor
> seem to do something similar to this as well. When I tried to use PACE,
> I saw I could specify the Loc as "BANK6", but could not figure out how
> to directly assign to the pin #. In Floorplanner I could select
> File->Read Constraints..., but wasn't sure this would do what I wanted
> either.
>
> In Xilinx ECS I could create a schematic that wires together the vhdl
> counter. It occurs to me that this is also a possible place to assign
> the output to P39. Is that true?
>
> Thanks,
> -beagle
>

Reply With Quote
  #3 (permalink)  
Old 03-31-2005, 09:19 AM
Kunal
Guest
 
Posts: n/a
Default Re: How to map FPGA pin outputs and use User Constraints File (UCF) ?

Hi,
I had the same problem too.
PACE:
Click on the package view tab at the bottom of the screen. This will
show you all the BGA package pins and their functions ( I/O, clock, Gnd
etc) on a nice graphic. Next drag the module port name from the left of
the screen to an appropriate pin on the package pin diagram and drop
it.

Then just save and exit. The UCF file will show up on your projNav.

Kunal

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to gnerate VCD file with hex outputs. vssumesh Verilog 3 02-18-2006 08:37 AM
inputs to/outputs from FPGA board thomasc Verilog 3 06-17-2005 10:31 PM
USER RESET in XILINX FPGA seyior FPGA 12 09-22-2004 10:15 AM
UCF constraints for DCM outputs? Kelvin @ SG FPGA 1 01-24-2004 04:05 PM


All times are GMT +1. The time now is 09:05 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved