FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-13-2007, 02:41 PM
xenix
Guest
 
Posts: n/a
Default how to make ports visible?

Hello all,

I am trying to make the PORT B of a BRAM visible in EDK ver.6.2i .
The only ports can make visible from PORT B is only the CLK.

have you any idea how to do the rest ports of BRAM PORT B visible?

regards

Reply With Quote
  #2 (permalink)  
Old 11-13-2007, 11:42 PM
roger
Guest
 
Posts: n/a
Default Re: how to make ports visible?

On Nov 13, 2:41 pm, xenix <[email protected]> wrote:
> Hello all,
>
> I am trying to make the PORT B of a BRAM visible in EDK ver.6.2i .
> The only ports can make visible from PORT B is only the CLK.
>
> have you any idea how to do the rest ports of BRAM PORT B visible?
>
> regards


Hi!

Do you mean that you want port B of a BRAM possible to connect to as
independent ports and not a bus interface? In that case make a copy of
the file bram_block_v2_1_0.mpd in the $EDK/hw/XilinxProcessorIPLib/
pcores/bram_block_v1_00_a/data folder and rename it for example
bram_block_modified.mpd. Remove the BUS = PORTB and the default
connections of the signals, i.e. instead of BRAM_Dout_B = BRAM_Dout
insert BRAM_Dout_B = "". Add the mpd file to the user repository of
EDK and then you might have to restart XPS. Add the modified file to
your project and now port B of the bram will be visible in the port
connections. I have done this in later versions of EDK, hopefully it
will work in 6.2 as well.

Regards,
Roger

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Array Ports Bill Burris Verilog 5 01-18-2008 06:02 PM
how do we connect internals signals(not ports) of submodules in the top level design to trigger ports of the ila core? CMOS FPGA 2 01-08-2007 04:15 PM
Local nodes are not visible anymore after simulation (Altera Quartus II ) Vazquez FPGA 2 11-14-2003 03:33 PM


All times are GMT +1. The time now is 12:47 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved