FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-17-2007, 01:38 PM
Pasacco
Guest
 
Posts: n/a
Default how to KEEP_HIERARCHY [EDK]

dear

In EDK 8.2, I am finding how to set up XST synthesis option
"KEEP_HIERARCHY = YES", with no luck.

Could someone tell me how to set "hierarchy" for synthesis step?

Thank you in advance
Reply With Quote
  #2 (permalink)  
Old 11-19-2007, 09:05 AM
Andreas Hofmann
Guest
 
Posts: n/a
Default Re: how to KEEP_HIERARCHY [EDK]

Pasacco wrote:
> In EDK 8.2, I am finding how to set up XST synthesis option
> "KEEP_HIERARCHY = YES", with no luck.
>
> Could someone tell me how to set "hierarchy" for synthesis step?


You could add this option to the vhdl source file(s) if you want to keep
the hierarchy for a specific module. If you have an architecture called
"arch" you should add

attribute KEEP_HIERARCHY : string;
attribute KEEP_HIERARCHY of arch : architecture is "yes";

to the declaration part of the architecture.

Regards,

Andreas
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
KEEP_HIERARCHY motty FPGA 7 04-03-2006 07:51 AM
keep_hierarchy in project manager Allan Herriman FPGA 2 08-29-2003 05:35 PM


All times are GMT +1. The time now is 05:11 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved