FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-17-2003, 03:30 PM
Martin Ericson
Guest
 
Posts: n/a
Default How to get Synplify 7,0 Pro and Xilinx EDK 3,2 work together.

Hi!
I have just uppgraded to Xilinx EDK 3,2 and now i cant choose to
synthesise with Synplify in "project options -> hierarchy and flow. It
worked with EDK 3,1 but not in EDK 3,2. Do you have any sugestions
what seems to be the problem.

Please advice.
Martin Ericson
Halmstad Univercity
Sweden
Reply With Quote
  #2 (permalink)  
Old 10-17-2003, 04:51 PM
Steve Lass
Guest
 
Posts: n/a
Default Re: How to get Synplify 7,0 Pro and Xilinx EDK 3,2 work together.

Martin Ericson wrote:

>Hi!
>I have just uppgraded to Xilinx EDK 3,2 and now i cant choose to
>synthesise with Synplify in "project options -> hierarchy and flow. It
>worked with EDK 3,1 but not in EDK 3,2. Do you have any sugestions
>what seems to be the problem.
>

This was a change that we made to reduce confusion. Since EDK must use
XST to synthesize the
Xilinx processor peripherals, people were getting confused when they saw
XST being run after
selecting Synplify.

You can still select Synplify in the Project Navigator and use it to
synthesize everything except the
Xilinx IP.

Steve

>
>Please advice.
>Martin Ericson
>Halmstad Univercity
>Sweden
>
>


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: Does Xilinx Webpack 5.2 work on WinNT SP6? Giuseppeł FPGA 0 08-07-2003 06:53 AM
Re: Does Xilinx Webpack 5.2 work on WinNT SP6? Neeraj Varma FPGA 0 08-07-2003 02:38 AM


All times are GMT +1. The time now is 02:23 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved