FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-07-2004, 11:39 AM
senthil
Guest
 
Posts: n/a
Default how to get the data from ADC

hello friends,

I am doing project in college. i want to know how to get the digital
data from the ADC and store in the fpga Ram (say spartan II). pls give
me some suggestions.
actually, the design connected with the analog part. the analog part
end will have ADC. how to get the data from the ADC..

regards

senthil.R
Reply With Quote
  #2 (permalink)  
Old 09-07-2004, 05:44 PM
John_H
Guest
 
Posts: n/a
Default Re: how to get the data from ADC

To get the data from the ADC, read the data sheet on the ADC available from
the manufacturer's website which includes the signal states and transitions
needed to get a value. Connect these signals to the FPGA in a way that you
reproduce those signals.

To get the data into the BlockRAM, read the description of the BlockRAM's
operation and the signal states and transitions needed to write that data in
the Libraries Guide in the Xilinx Software manuals (
http://www.xilinx.com/support/software_manuals.htm ). Apply those signals
in your FPGA.


"senthil" <[email protected]> wrote in message
news:[email protected] om...
> hello friends,
>
> I am doing project in college. i want to know how to get the digital
> data from the ADC and store in the fpga Ram (say spartan II). pls give
> me some suggestions.
> actually, the design connected with the analog part. the analog part
> end will have ADC. how to get the data from the ADC..
>
> regards
>
> senthil.R



Reply With Quote
  #3 (permalink)  
Old 09-07-2004, 05:51 PM
A Beaujean
Guest
 
Posts: n/a
Default Re: how to get the data from ADC

[email protected] (senthil) wrote in message news:<[email protected] com>...
> hello friends,
>
> I am doing project in college. i want to know how to get the digital
> data from the ADC and store in the fpga Ram (say spartan II). pls give
> me some suggestions.
> actually, the design connected with the analog part. the analog part
> end will have ADC. how to get the data from the ADC..
>
> regards
>
> senthil.R


Hi,

Obviously no one is going to do your homework for you.

Anyway, this is a basic suggestion for proceeding :

- First select an ADC, either serial (often SPI) or parallel access,
depending on your requirements in terms of precision etc..

- Study the possible interfaces

-- Serial is less consuming in terms of pins, but more difficult to
develop in VHDL, since you will have to control serial clock, chip
select and serial data in/out ; and serialize/deserialize the data for
storage into the FPGA memory. You will find a lot of serial ADC's.

-- Parallel is easier to describe in VHDL, but needs more interface
lines

Once you made up your mind, carefully study the selected interface
(SPI for instance or parallel). Also study the interface to the
synchronous dual port rams. Then devise a state machine that shall do
the work . You of course need a clock to control your state machines.

I hope this can help a bit.

NOTE: an experienced VHDL programmer would require something like
between two hours and six hours to do the job, assuming a good
knowledge of the Spartan II, of the SPI bus and state machines. So, do
not expect to make your homework in just a few days, because you start
from scratch.
Reply With Quote
  #4 (permalink)  
Old 09-08-2004, 12:23 AM
pablo aimar
Guest
 
Posts: n/a
Default Re: how to get the data from ADC

Hi,
-> how to get the data from the ADC <-
This depends on what type of adc(serial, parallel, ....) are you
using. The best thing is go through
the datasheet of adc that you are going to use.

Regards
pablo


----------------
[email protected] (senthil) wrote in message news:<[email protected] com>...
> hello friends,
>
> I am doing project in college. i want to know how to get the digital
> data from the ADC and store in the fpga Ram (say spartan II). pls give
> me some suggestions.
> actually, the design connected with the analog part. the analog part
> end will have ADC. how to get the data from the ADC..
>
> regards
>
> senthil.R

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
VPI: Manipulating data personel Verilog 0 10-11-2008 07:55 AM
Re: Initializing data in EAB ram Rajeev FPGA 0 06-22-2004 09:24 PM
Lining up data... David Nyberg FPGA 0 01-22-2004 06:16 PM
PLI: manipulating reg data through VPI Girish Venkataramani Verilog 4 11-17-2003 11:09 PM


All times are GMT +1. The time now is 05:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved