FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-07-2007, 03:33 PM
CMOS
Guest
 
Posts: n/a
Default how do we connect internals signals(not ports) of submodules in the top level design to trigger ports of the ila core?

hi,
how do we connect internals signals(not ports) of submodules in the
top level design to trigger ports of the ila core? With core inserter,
it is possible to connect signals from many submodules to the same
trigger port, but how is this done when you use core generater and
manually setup connections of icon and ila cores?

thank you.

Reply With Quote
  #2 (permalink)  
Old 01-08-2007, 06:49 AM
Guest
 
Posts: n/a
Default Re: how do we connect internals signals(not ports) of submodules in the top level design to trigger ports of the ila core?

Instantiate your ILA inside the submodule you want to instrument, there
is no reason why these have to be at the top level, you can have up to
15 ILA per chip. You'll have to string the control port down through
the hierarchy to the ILA but at least its only one port.

Alternatively, bus all the signals you want to watch into a single
instrumentation bus and bring that back up through the hierarchy to
your ILA instantiated atthe top level.


CMOS wrote:
> hi,
> how do we connect internals signals(not ports) of submodules in the
> top level design to trigger ports of the ila core? With core inserter,
> it is possible to connect signals from many submodules to the same
> trigger port, but how is this done when you use core generater and
> manually setup connections of icon and ila cores?
>
> thank you.


Reply With Quote
  #3 (permalink)  
Old 01-08-2007, 04:15 PM
Symon
Guest
 
Posts: n/a
Default Re: how do we connect internals signals(not ports) of submodules in the top level design to trigger ports of the ila core?

"CMOS" <[email protected]> wrote in message
news:[email protected] ups.com...
> hi,
> how do we connect internals signals(not ports) of submodules in the
> top level design to trigger ports of the ila core? With core inserter,
> it is possible to connect signals from many submodules to the same
> trigger port, but how is this done when you use core generater and
> manually setup connections of icon and ila cores?
>
> thank you.
>

You can get round this problem by using the Chipscope inserter. This method
allows you access to all the signals in the design and you don't need to add
anything to your source code.
HTH, Syms.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Array Ports Bill Burris Verilog 5 01-18-2008 06:02 PM
Use USB ports on ML401 [email protected] FPGA 2 05-19-2006 01:52 PM
Unconnected Ports Weddick FPGA 4 11-30-2005 05:52 PM
test signals for testing of leaf level entities in a design Nachiket Kapre FPGA 0 09-11-2003 04:13 AM


All times are GMT +1. The time now is 01:26 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved