FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-24-2006, 11:31 AM
Guest
 
Posts: n/a
Default How to do profiling on hardware target on Microblaze

Hello There!
We need to profile our software program that runs on the MicroBlaze
SCP. We referred to the Platform Studio user guide. It says so:

"The following steps illustrate profiling on a MicroBlaze program. The
system has BRAM
and External Memory. The system has an opb_timer, and the Interrupt
signal is directly
connected to MicroBlaze External Interrupt signal. The opb_timer is
used as the profile
timer on MicroBlaze."

I think the addtion of opb_timer can be done froom the "Add/Edit cores"
dialog (correct me if i'm wrong). But how do i "directly connect" the
interrupt signal to MicroBlaze External Interrupt signal?

Thanks.
- DN.

Reply With Quote
  #2 (permalink)  
Old 03-25-2006, 03:03 PM
Brian Drummond
Guest
 
Posts: n/a
Default Re: How to do profiling on hardware target on Microblaze

On 24 Mar 2006 03:31:51 -0800, [email protected] wrote:

>Hello There!
>We need to profile our software program that runs on the MicroBlaze
>SCP. We referred to the Platform Studio user guide. It says so:
>
>"The following steps illustrate profiling on a MicroBlaze program. The
>system has BRAM
>and External Memory. The system has an opb_timer, and the Interrupt
>signal is directly
>connected to MicroBlaze External Interrupt signal. The opb_timer is
>used as the profile
>timer on MicroBlaze."
>
>I think the addtion of opb_timer can be done froom the "Add/Edit cores"
>dialog (correct me if i'm wrong). But how do i "directly connect" the
>interrupt signal to MicroBlaze External Interrupt signal?


If you are already using interrupts on the Microblaze, it would be
better to connect the timer interrupt to the opb_intc core along with
the other interrupt sources ... see what happens to them for an example.

If it's your only interrupt, you can connect it in the "Ports" tab of
"add/edit cores"; use the same signal name for the opb_timer interrupt
port, and the Microblaze interrupt input port. Or you can edit the "MHS"
file by hand to do the same thing. (Watch what the "Add/Edit Cores" does
to the .mhs file, to see how it is done)

- Brian

- Brian
Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
memory profiling in modelsim vishii Verilog 0 10-15-2007 12:09 PM
profiling with virtex4 powerpc jfh FPGA 0 01-19-2006 07:38 AM
FPGAs as a PCI (target) controller don FPGA 9 09-30-2004 05:46 PM
Memory profiling for co-simulation [email protected] Verilog 1 08-25-2004 07:01 PM
nios-run: waiting for target.......? longyin FPGA 1 07-28-2004 02:07 AM


All times are GMT +1. The time now is 12:10 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved