FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-05-2004, 06:58 AM
Kelvin @ SG
Guest
 
Posts: n/a
Default How do I make use of local-clocks in a Virtex-2 FPGA?

Hi, there:
I saw this statement in Virtex-2 datasheet, how do I make use of these local
clocks?
Is there any documents on these local clocks?

Best Regards,
Kelvin




Local Clocking
In addition to global clocks, there are local clock resources
in the Virtex-II devices. There are more than 72 local clocks
in the Virtex-II family. These resources can be used for
many different applications, including but not limited to
memory interfaces. For example, even using only the left
and right I/O banks, Virtex-II FPGAs can support up to 50
local clocks for DDR SDRAM. These interfaces can operate
beyond 200 MHz on Virtex-II devices.


Reply With Quote
  #2 (permalink)  
Old 01-05-2004, 07:41 PM
Steven K. Knapp
Guest
 
Posts: n/a
Default Re: How do I make use of local-clocks in a Virtex-2 FPGA?

Please see ...

XAPP609 "Local Clocking Resources in Virtex-II Devices"
http://www.xilinx.com/bvdocs/appnotes/xapp609.pdf
---------------------------------
Steven K. Knapp
Applications Manager, Xilinx Inc.
General Products Division
Spartan-3/II/IIE FPGAs
http://www.xilinx.com/spartan3
---------------------------------
Spartan-3: Make it Your ASIC


"Kelvin @ SG" <[email protected]> wrote in message
news:[email protected]
> Hi, there:
> I saw this statement in Virtex-2 datasheet, how do I make use of these

local
> clocks?
> Is there any documents on these local clocks?
>
> Best Regards,
> Kelvin
>
>
>
>
> Local Clocking
> In addition to global clocks, there are local clock resources
> in the Virtex-II devices. There are more than 72 local clocks
> in the Virtex-II family. These resources can be used for
> many different applications, including but not limited to
> memory interfaces. For example, even using only the left
> and right I/O banks, Virtex-II FPGAs can support up to 50
> local clocks for DDR SDRAM. These interfaces can operate
> beyond 200 MHz on Virtex-II devices.
>
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
What about local params in classes [email protected] Verilog 0 12-10-2008 01:12 PM
Error while downloading bit stream to Virtex FPGA [email protected] Verilog 1 11-10-2005 05:58 PM
Accessing local GSR net of a Spartan-II richie singh FPGA 0 09-24-2003 02:17 AM


All times are GMT +1. The time now is 02:56 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved