FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-11-2004, 05:47 PM
Symon
Guest
 
Posts: n/a
Default How do I find where P&R has placed my BRAM?

Hi,
I use Data2Mem to load a V2Pro BRAM. I'd rather not lock the position of the
BRAM just yet, so how do I automate the process of finding where place and
route has put my BRAM? Using FPGA viewer is getting to be a pain.
TIA, SYms.


Reply With Quote
  #2 (permalink)  
Old 05-12-2004, 11:29 AM
Michael Sch÷berl
Guest
 
Posts: n/a
Default Re: How do I find where P&R has placed my BRAM?

> so how do I automate the process of finding where place and
> route has put my BRAM?


you need a .bmm file (Block RAM Memory Map) ... it contains the
names of the blockrams...

If you put this file in the project tree (asigned to the toplevel) then
place&route will create a second .bmm file with the location of the
blockrams ...


I'm sorry - I don't know how to create these files manually ...
In my case they are created by the EDK (platgen I think)


bye,
Michael

Reply With Quote
  #3 (permalink)  
Old 05-12-2004, 09:10 PM
Symon
Guest
 
Posts: n/a
Default Re: How do I find where P&R has placed my BRAM?

Hi Michael,
Thanks, that fixed it! You leave out the LOC in the BMM, and then P&R copies
the BMM and adds the LOC in. Just to clarify to anyone else reading, in my
build process, I 'added' the BMM file to the top level EDIF file in
Navigator.
Thanks again and cheers, Syms.

"Michael Sch÷berl" <[email protected]> wrote in message
news:[email protected]
>
> you need a .bmm file (Block RAM Memory Map) ... it contains the
> names of the blockrams...
>
> If you put this file in the project tree (asigned to the toplevel) then
> place&route will create a second .bmm file with the location of the
> blockrams ...
>
> bye,
> Michael
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
LMB BRAM IF Controller Joseph Camp FPGA 0 04-23-2004 08:28 PM
One bit Virtex BRAM. Jacques athow FPGA 3 02-02-2004 03:27 AM
Re: About BRAM in VirtexII Avrum FPGA 0 07-08-2003 06:30 PM
Re: About BRAM in VirtexII Steve Casselman FPGA 0 07-08-2003 05:04 PM


All times are GMT +1. The time now is 01:06 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved