FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-23-2009, 07:50 PM
Andy Botterill
Guest
 
Posts: n/a
Default how to create multiple gatelevel files from multiple rtl files duringsynthesis

When I started this project I only had one file in the prject I got used
to the convention of
a.v creating a_timesim.v
creating a_synthesis.v
creating a_timesim.sdf

Now that I have 3 modules designed and in separate files I would like to
continue the above convention.

When I ticked the Generate Multiple Hierarchical Netlist files button I got
a,v creates a_a_sim.v
b.v creates b_synthese.v

Is there any way of continuing the first naming convention. Do I need a
different synthesis option or to write a tcl script to do it? Thanks in
advance for any pointers. Andy
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Multiple Write Port Register Files Luke FPGA 3 05-12-2006 08:55 PM
Configuration Rate with multiple .bit files Jeff Brower FPGA 6 04-11-2006 07:31 AM
Reading files in multiple instances of a ROM model [email protected] Verilog 5 06-13-2005 09:04 AM
Diffent timescale resolutions in multiple HDL files Mohammad Ashraf Verilog 1 10-22-2004 08:20 AM
Using Quarus to create SVF files? Petter Gustad FPGA 0 07-03-2003 04:37 PM


All times are GMT +1. The time now is 11:18 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved