FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-13-2009, 10:54 PM
Guest
 
Posts: n/a
Default how to choose the FPGA/DSP coprocessor system architecture

Dear All:

I am thinking about my system, the picture is here:

http://www.flickr.com/photos/2691408...43109/sizes/l/

I want to transfer the raw/processed image sensor data to USB 2.0 or
dpram.

Two choices:

1. ADC -> DSP, this means parallel ADC, then DSP processed data ->
USB, FPGA works as a coprocessor, use FPGA's DSP (difficult), FPGA-
>DPRAM


2. ADC -> FPGA, this means serial ADC or whatever, then FPGA<----
EMIF---->DSP processed data, data feedbacked from DSP to FPGA -> USB,
DSP works as a coprocessor.
In choice 2, the USB could also connect from DSP but this will
accelerate processed data transfer, decelerate the raw data transfer.

Other questions:

I also need to store raw data, thus the data saving path will be
different:
Choice 1: the raw data will be from ADC -> DSP -> FLASH
Choice 2: the raw data will be from ADC -> FLASH -> DSP
It will meet the same question when I save processed data on board.

The last question is FIFO vs. DPRAM, FIFO could be implemented in
FPGA, could DPRAM be implemented in FPGA? the DPRAM has more
flexibility for sure.

Thanks!



Reply With Quote
  #2 (permalink)  
Old 05-13-2009, 11:05 PM
Guest
 
Posts: n/a
Default Re: how to choose the FPGA/DSP coprocessor system architecture

On May 13, 1:54*pm, [email protected] wrote:
> Dear All:
>
> I am thinking about my system, the picture is here:
>
> http://www.flickr.com/photos/2691408...43109/sizes/l/
>
> I want to transfer the raw/processed image sensor data to USB 2.0 or
> dpram.
>
> Two choices:
>
> 1. ADC -> DSP, this means parallel ADC, then DSP processed data ->
> USB, FPGA works as a coprocessor, use FPGA's DSP (difficult), FPGA-
>
> >DPRAM

>
> 2. ADC -> FPGA, this means serial ADC or whatever, then FPGA<----
> EMIF---->DSP processed data, data feedbacked from DSP to FPGA -> USB,
> DSP works as a coprocessor.
> In choice 2, the USB could also connect from DSP but this will
> accelerate processed data transfer, decelerate the raw data transfer.
>
> Other questions:
>
> I also need to store raw data, thus the data saving path will be
> different:
> Choice 1: the raw data will be from ADC -> DSP -> FLASH
> Choice 2: the raw data will be from ADC -> FLASH -> DSP


~~~~FPGA->FLASH
> It will meet the same question when I save processed data on board.
>
> The last question is FIFO vs. DPRAM, FIFO could be implemented in
> FPGA, could DPRAM be implemented in FPGA? the DPRAM has more
> flexibility for sure.
>
> Thanks!


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to choose FPGA for a huge computation? [email protected] FPGA 23 08-04-2007 11:39 AM
how to choose the perfect fpga support kha_vhdl FPGA 27 05-15-2007 10:19 PM
fpga / fft-coprocessor quaste DSP 3 02-16-2007 03:35 PM
How to choose FPGA/CPLD ? [email protected] FPGA 4 03-07-2006 09:33 PM
mcu vs fpga help me to choose !! sudrie FPGA 3 07-17-2004 12:36 AM


All times are GMT +1. The time now is 12:03 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved