FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-12-2009, 11:08 PM
MM
Guest
 
Posts: n/a
Default Hidden debug print in ISE ( XIL_PROJNAV_FLOW_DEBUG_LEVEL)

Perhaps this can help someone. I've spent a day trying to understand why
suddenly I couldn't build an archived ISE/EDK 8.2 project anymore. The ISE
would just stop for no reason producing no reports. I still don't know why
this happened, but at least I found how to work around the problem. I found
in the Xilinx knowledge base that there is an environment variable
XIL_PROJNAV_FLOW_DEBUG_LEVEL one can set to 99 to enable debug prints. I did
it and it actually pointed me to a problem with attaching two IP cores to
the design. There is still no explanation of why it worked before, but as I
said at least I was able to work around the issue.


/Mikhail


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
MI5 Persecution: BBC's Hidden Shame 4/5/95 (537) [email protected] Verilog 0 01-25-2007 08:19 PM
MI5 Persecution: BBC's Hidden Shame 4/5/95 (489) [email protected] FPGA 0 01-25-2007 08:19 PM
MI5 Persecution: BBC's Hidden Shame 4/5/95 (439) [email protected] DSP 0 01-25-2007 08:18 PM
How to find out the hidden men in the jungles? Sea Squid DSP 27 03-28-2005 07:19 PM
hidden remap failed Thomas FPGA 1 07-05-2003 10:17 AM


All times are GMT +1. The time now is 11:58 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved