FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-02-2004, 08:57 AM
sunil
Guest
 
Posts: n/a
Default help for Viterbi decoder design

hello,
i am doing project on implementing viterbi decoder on FPGA.
i know theory about Viterbi decoding. i dont know anything about FPGA.
can body can help regarding this by telling how i can approach for
that.
thanking you.
Reply With Quote
  #2 (permalink)  
Old 01-02-2004, 06:23 PM
Rudolf Usselmann
Guest
 
Posts: n/a
Default Re: help for Viterbi decoder design

[email protected] (sunil) wrote in message news:<[email protected] com>...
> hello,
> i am doing project on implementing viterbi decoder on FPGA.
> i know theory about Viterbi decoding. i dont know anything about FPGA.
> can body can help regarding this by telling how i can approach for
> that.
> thanking you.



Well, first off all, I would suggest that you "just start"
writing the decoder. Do it the best way you know how to. And
than see where you get stuck. There is nothing special about
FPGAs (unless you want to use some special functionalities
like DPLL for example).

Once you make some sort of an effort and can show people
where you are stuck, you will get lots of help and support
from other designers.

Also visit www.opencoreas.org, and join the cores mailing
list. Once you have made an effort and can demonstrate the
problem you are having, I'm sure many people will be happy
to help you !

Good Luck !

Best Regards,
rudi
================================================== ======
ASICS.ws ::: Solutions for your ASIC/FPGA needs :::
...............::: FPGAs * Full Custom ICs * IP Cores :::
FREE IP Cores -> http://www.asics.ws/ <- FREE EDA Tools
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: Viterbi Decoder path memory using Block RAM Ved P Singh Verilog 0 04-29-2005 06:09 AM


All times are GMT +1. The time now is 09:24 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved