FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-04-2006, 06:02 PM
Posts: n/a
Default HDL Options @ EDK


Recently I bought an Ethernet Module from your web-site. I have used
recommended vhdl file (dpimref.vhd) to test this Ethernet Module. I
the code that is used for the leds and buttons in comment because they
not available on the Ethernet Module.

When I download this design to a Xilinx Virtex II pro development board
I use the communication software from you web-site the communication
always go without errors.

The writing to the FPGA works perfect, but when I want to read from the
sometimes I read out the address of the register where I want to read
instead of the data of that register

Example: I write to the FPGA at register 0x01 the value 0x08. When I
want to
read from register 0x01 I read 95% of the times 0x08 but the other 5% I
out 0x01 with is the address.

I have asked the suport of digilent inc what I can do about this and
they repleyed
Before building the Dpimref logic in ISE:
1. In Project Navigator, right-click on "Synthesize-XST"
(in the Process View Tab) and select "Properties"
2. Click the "HDL Options" tab
3. Set the "FSM Encoding Algorithm" to "None"

This is the trick when I use ISE
but where can I set this option in the EDK?


Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
MI5 Persecution: Options 21/9/95 (563) [email protected] Verilog 0 06-08-2007 02:29 PM
XST options in XPS [email protected] FPGA 2 11-21-2005 10:09 PM
Re: Configuration Options: Chen Wei Tseng FPGA 0 09-22-2003 05:34 PM

All times are GMT +1. The time now is 05:49 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved