FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-16-2004, 04:58 PM
x86asm
Guest
 
Posts: n/a
Default Good software to experiment with VHDL

Hi, I would like to experiment with VHDL code, I was wondering if there
is any good free tools (dont care about limits) that I could use?

Thanks

Reply With Quote
  #2 (permalink)  
Old 01-16-2004, 06:14 PM
Stefan Frank
Guest
 
Posts: n/a
Default Re: Good software to experiment with VHDL

On Fri, 16 Jan 2004 16:58:52 GMT, x86asm <[email protected]> wrote:
> Hi, I would like to experiment with VHDL code, I was wondering if there
> is any good free tools (dont care about limits) that I could use?


If you have a no problems with large file downloads, then I suggest you
the ModelSim simulator. There is a special Xilinx edition which comes
together with ISE WebPack for free. I think it's a good start.

You can download it at the Xilinx website (free registration required):
<http://www.xilinx.com/xlnx/xil_prodcat_landingpage.jsp?title=ISE+WebPack>

HTH & HAND,
Steff
Reply With Quote
  #3 (permalink)  
Old 01-16-2004, 10:41 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Good software to experiment with VHDL

x86asm wrote:
> Hi, I would like to experiment with VHDL code, I was wondering if there
> is any good free tools (dont care about limits) that I could use?


Consider sonata for linux or windows. The free version will do what
you need and the gui is very easy to use for a beginner.

http://www.symphonyeda.com/proddownloads.htm

-- Mike Treseler

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Good Verilog & VHDL reference books hdl_book_seller Verilog 1 03-21-2005 10:48 PM
What is wrong with my DCM experiment? How come the testbench won't simulate DCM1. Kelvin @ SG FPGA 0 01-10-2004 02:36 PM
Good VHDL/Verilog editor? Jake Janovetz FPGA 12 10-06-2003 06:10 AM


All times are GMT +1. The time now is 10:25 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved