FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-12-2004, 02:04 AM
Matthew E Rosenthal
Guest
 
Posts: n/a
Default get net name after place and route, ISE

Hi all,
I am using ISE 6.2 and after place and route static timing analysis I see
a net in my critical path that looks like it doesn't belong.
All i have for the net name is a bit of hiearchy and a N21408.
Is there a way to map back from this N21408 to see where this is generated
in the hdl code?

thanks

Matt
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx Place and Route with changing LUT values Alan FPGA 1 07-12-2004 10:01 PM
Place & route question in Xilinx... Kelvin FPGA 3 07-07-2004 05:26 PM
Post-Place & Route Simulation with ISE arkaitz FPGA 3 04-30-2004 08:27 AM


All times are GMT +1. The time now is 01:11 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved