FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-06-2007, 03:29 PM
EEngineer
Guest
 
Posts: n/a
Default generating VHDL code from Matlab code for DSP - wavelet image compression

Is there a way of generating VHDL code from Matlab code for DSP, more
precisely image processing using wavelet transform?
I want to implement a small 8X8 image processing layout that will use
wavelet transform and it is not easy to come up with the VHDL code for
that. Any help would be highly appreciated!
Thanks,
Dan

Reply With Quote
  #2 (permalink)  
Old 02-07-2007, 11:51 AM
Martin Thompson
Guest
 
Posts: n/a
Default Re: generating VHDL code from Matlab code for DSP - wavelet image compression

"EEngineer" <[email protected]> writes:

> Is there a way of generating VHDL code from Matlab code for DSP, more
> precisely image processing using wavelet transform?
> I want to implement a small 8X8 image processing layout that will use
> wavelet transform and it is not easy to come up with the VHDL code for
> that. Any help would be highly appreciated!


If you're targetting Xilinx AccelDSP may be of use.

Otherwise, write a spec, and give it to a human VHDL-code-generator
:-)

You don't say how fast you need it to run and on what image sizes -
this may affect the feasibility of the conversion.

Cheers,
Martin

--
[email protected]
TRW Conekt - Consultancy in Engineering, Knowledge and Technology
http://www.conekt.net/electronics.html


Reply With Quote
  #3 (permalink)  
Old 02-08-2007, 05:12 AM
EEngineer
Guest
 
Posts: n/a
Default Re: generating VHDL code from Matlab code for DSP - wavelet image compression

On Feb 7, 6:51 am, Martin Thompson <[email protected]> wrote:
> "EEngineer" <[email protected]> writes:
> > Is there a way of generating VHDL code from Matlab code for DSP, more
> > precisely image processing using wavelet transform?
> > I want to implement a small 8X8 image processing layout that will use
> > wavelet transform and it is not easy to come up with the VHDL code for
> > that. Any help would be highly appreciated!

>
> If you're targetting Xilinx AccelDSP may be of use.
>
> Otherwise, write a spec, and give it to a human VHDL-code-generator
> :-)
>
> You don't say how fast you need it to run and on what image sizes -
> this may affect the feasibility of the conversion.
>
> Cheers,
> Martin
>
> --
> [email protected]
> TRW Conekt - Consultancy in Engineering, Knowledge and Technologyhttp://www.conekt.net/electronics.html


I am interested in image processing of 128x128 image using wavelet
transform compression, 12 bits per pixel, monochrome.
Thanks,
Dan

Reply With Quote
  #4 (permalink)  
Old 02-08-2007, 09:32 AM
HT-Lab
Guest
 
Posts: n/a
Default Re: generating VHDL code from Matlab code for DSP - wavelet image compression


"Martin Thompson" <[email protected]> wrote in message
news:[email protected]
> "EEngineer" <[email protected]> writes:
>
>> Is there a way of generating VHDL code from Matlab code for DSP, more
>> precisely image processing using wavelet transform?
>> I want to implement a small 8X8 image processing layout that will use
>> wavelet transform and it is not easy to come up with the VHDL code for
>> that. Any help would be highly appreciated!

>
> If you're targetting Xilinx AccelDSP may be of use.
>


Another solution could be to use Catalytic MCS which translate M-code to
"Catapult compatible C" followed by Catapult which synthesises the code to
VHDL. These are professional tools and as such come with the usual price tag
:-)

http://www.catalitic.com/product-mcs.html
http://www.mentor.com/products/c-bas...esis/index.cfm

Hans
www.ht-lab.com


> Otherwise, write a spec, and give it to a human VHDL-code-generator
> :-)
>
> You don't say how fast you need it to run and on what image sizes -
> this may affect the feasibility of the conversion.
>
> Cheers,
> Martin
>
> --
> [email protected]
> TRW Conekt - Consultancy in Engineering, Knowledge and Technology
> http://www.conekt.net/electronics.html
>
>



Reply With Quote
  #5 (permalink)  
Old 02-08-2007, 09:40 AM
Martin Thompson
Guest
 
Posts: n/a
Default Re: generating VHDL code from Matlab code for DSP - wavelet image compression

"EEngineer" <[email protected]> writes:


> I am interested in image processing of 128x128 image using wavelet
> transform compression, 12 bits per pixel, monochrome.


At what sort of frame rate?

Cheers,
Martin

--
[email protected]
TRW Conekt - Consultancy in Engineering, Knowledge and Technology
http://www.conekt.net/electronics.html


Reply With Quote
  #6 (permalink)  
Old 02-11-2007, 06:05 AM
EEngineer
Guest
 
Posts: n/a
Default Re: generating VHDL code from Matlab code for DSP - wavelet image compression

On Feb 8, 4:40 am, Martin Thompson <[email protected]> wrote:
> "EEngineer" <[email protected]> writes:
> > I am interested in image processing of 128x128 image using wavelet
> > transform compression, 12 bits per pixel, monochrome.

>
> At what sort of frame rate?
>
> Cheers,
> Martin
>
> --
> [email protected]
> TRW Conekt - Consultancy in Engineering, Knowledge and Technologyhttp://www.conekt.net/electronics.html


Frame rate expected is 30fps.

Thanks,
Dan

Reply With Quote
  #7 (permalink)  
Old 02-12-2007, 08:53 AM
Martin Thompson
Guest
 
Posts: n/a
Default Re: generating VHDL code from Matlab code for DSP - wavelet image compression

"EEngineer" <[email protected]> writes:

> On Feb 8, 4:40 am, Martin Thompson <[email protected]> wrote:
>> "EEngineer" <[email protected]> writes:
>> > I am interested in image processing of 128x128 image using wavelet
>> > transform compression, 12 bits per pixel, monochrome.

>>
>> At what sort of frame rate?
>>
>> Cheers,
>> Martin
>>
>> --
>> [email protected]
>> TRW Conekt - Consultancy in Engineering, Knowledge and Technologyhttp://www.conekt.net/electronics.html

>
> Frame rate expected is 30fps.
>


That doesn't terribly fast for that small size of image, only 0.5M
pixels/sec. You can get a lot done in an FPGA in the length of time
one pixel takes to comes along (assuming they're evenly spread of the
time of course!).

Cheers,
Martin

--
[email protected]
TRW Conekt - Consultancy in Engineering, Knowledge and Technology
http://www.conekt.net/electronics.html


Reply With Quote
  #8 (permalink)  
Old 02-12-2007, 03:20 PM
Sylvain Munaut
Guest
 
Posts: n/a
Default Re: generating VHDL code from Matlab code for DSP - wavelet image compression


> > "EEngineer" <[email protected]> writes:
> > > I am interested in image processing of 128x128 image using wavelet
> > > transform compression, 12 bits per pixel, monochrome.


> Frame rate expected is 30fps.



128x128x30 fps should be trivial to implement "by-hand" ... That's 0.5
Msamples/s
The resources will depend on how much effort you're willing to put ...
But even with a "dumb" architecture that should fit in almost the
smallest FPGA. There are several paper on how to implement them and
even the simplest one (i.e., your pipeline is basically the lifting
steps of the wavelet) should fit your purposes.

In a Virtex4 SX35 we do a 5 level 9/7 daubechie 4096x2048 50fps 3
components, that's 1250 Msamples/s
That requires slightly more attention


Sylvain

Reply With Quote
  #9 (permalink)  
Old 02-13-2007, 03:22 PM
DSP_MADE_EASY
Guest
 
Posts: n/a
Default Re: generating VHDL code from Matlab code for DSP - wavelet image compression

The answer is yes: Synplify DSP from Synplicity. It generates generic RTL code (VHDL, Verilog) from Simulink models and m scripts.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
AHB VHDL code praveen Verilog 0 01-06-2005 08:54 AM
AHB VHDL code praveen Verilog 1 12-30-2004 09:33 PM
Verilog Netlest Reader Code, ATPG Code Robert Posey Verilog 0 11-19-2003 11:41 PM
vhdl code vick FPGA 1 10-16-2003 07:41 AM


All times are GMT +1. The time now is 10:35 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved