FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-08-2007, 03:10 PM
Peter Kampmann
Guest
 
Posts: n/a
Default Generate ACE File: *.elf does not contain start address

Hi everyone,

I'm trying to put Linux on the XUPV2P Board, therefore I use the
Tutorial from the Brigham Young University (BYU,
http://splish.ee.byu.edu/projects/Li...onfiguring.htm).

In this Tutorial you are told to build an ACE File with the following
command:



xmd -tcl genace.tcl -opt xupGenace.opt

where the file xupGenace.opt contains the following:

-jprog
-board user
-target ppc_hw
-hw implementation/download.bit
-elf TestApp_memory/executable.elf
-configdevice devicenr 1 idcode 0x1127e093 irlength 14 partname xc2vp30
-debugdevice devicenr 1 cpunr 1
-ace system.ace

When I adjust the paths to my application and execute the command
mentioned above, I get an error:
*.elf does not contain start address ...

In the Xilinx Answer Database, there is an entry for this issue:
Xilinx Answer Record #23192,
http://www.xilinx.com/xlnx/xil_ans_d...PagePath=23192

But when I change the code according to this record, the problem
remains.

I'm using EDK 8.2.02i, does anybody know what to do?

Thanks and Regards,
Peter

Reply With Quote
  #2 (permalink)  
Old 01-08-2007, 04:05 PM
Peter Kampmann
Guest
 
Posts: n/a
Default Re: Generate ACE File: *.elf does not contain start address

hmmm, I think I have solved the problem:

add the following line to the xupGenace.opt - File:

-start_address 0xFFFFFFFC

the start address, I've chosen here, points to the boot-section that's
in the linker-script.

Regards,
Peter

On 8 Jan., 16:10, "Peter Kampmann" <[email protected]>
wrote:
> Hi everyone,
>
> I'm trying to put Linux on the XUPV2P Board, therefore I use the
> Tutorial from the Brigham Young University (BYU,http://splish.ee.byu.edu/projects/Li...onfiguring.htm).
>
> In this Tutorial you are told to build an ACE File with the following
> command:
>
> xmd -tcl genace.tcl -opt xupGenace.opt
>
> where the file xupGenace.opt contains the following:
>
> -jprog
> -board user
> -target ppc_hw
> -hw implementation/download.bit
> -elf TestApp_memory/executable.elf
> -configdevice devicenr 1 idcode 0x1127e093 irlength 14 partname xc2vp30
> -debugdevice devicenr 1 cpunr 1
> -ace system.ace
>
> When I adjust the paths to my application and execute the command
> mentioned above, I get an error:
> *.elf does not contain start address ...
>
> In the Xilinx Answer Database, there is an entry for this issue:
> Xilinx Answer Record #23192,http://www.xilinx.com/xlnx/xil_ans_d...PagePath=23192
>
> But when I change the code according to this record, the problem
> remains.
>
> I'm using EDK 8.2.02i, does anybody know what to do?
>
> Thanks and Regards,
> Peter


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Error: EDA Netlist Writer failed to generate FPGA Xchange file [email protected] Verilog 0 07-24-2008 03:40 PM
How to generate a PROM file and then burn it on FPGA Sandip FPGA 5 11-10-2006 04:55 AM
generate systemACE file kurapati FPGA 1 09-29-2005 01:16 AM
how to generate sdf file in cadence buildgates? Carson Verilog 2 05-14-2005 02:46 PM


All times are GMT +1. The time now is 05:28 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved