FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-22-2005, 10:34 AM
Andreas Ernst
Guest
 
Posts: n/a
Default FPGAs in Cray XD1

Hi:


I am going to work with FPGAs inside the
Cray XD1. My question is, wether there
exists an implementation of the
Cray Application Acceleration API (which
is needed in order to access the FPGA)
in Fortran 77.

Thanks in advance. Andreas



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Interesting article about Xilinx FPGAs in the new Cray Leon Heller FPGA 3 04-08-2005 09:48 AM
comp.unix.cray,comp.windows.garnet,comp.os.ms-windows.programmer.winhelp,comp.os.ms-windows.networking.tcp-ip,comp.lang.verilog . Verilog 0 06-19-2004 10:15 AM
Why not DDR in FPGAs? itsme FPGA 4 07-05-2003 04:29 PM


All times are GMT +1. The time now is 02:45 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved