FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-27-2003, 03:06 PM
Salman Sheikh
Posts: n/a
Default fixed point divider help


I have a large number division to perform and need to keep 2 to 3 digits of
accuracy beyond the decimal point. The result will always be some fraction
number between 1.000 and 192.000.

For example a typical set of division will be:

40189861/1947555 = 20.6360595721302 (need 20.636)

19399957/1948400 = 71.5458617327038 (need 71.546)

238466182/1947387 = 122.454438691436 (need 122.454)

337495643/1946746 = 173.363984310228 (need 173.364)

I have found in Simulink that this requires 31 bit for the numerator and 24
bits for the denominator. I also found that to keep the answer accurate to
about 3 places requires a 46 bit number consisting of 8 bits for the
integer portion and the remaining 38 bits to keep the 3 decimal place
fractional portion. I tried using the pipelined divider core from Xilinx
Core Generator but that only gives me an 8 bit integer with at most 32 bit
fractional remainder. That does not cut it. What can I do? Any help is
greatly appreciated.


"Even a smile is charity."

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
fixed point multiplier and divider shwetika Verilog 2 07-31-2008 10:07 AM
VHDL-like fixed-point in Verilog? Guenter Dannoritzer Verilog 10 01-09-2008 04:16 PM
Re: scaling fixed point fft Ray Andraka FPGA 0 07-08-2003 10:15 PM

All times are GMT +1. The time now is 02:28 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved