FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-29-2007, 11:04 AM
Guest
 
Posts: n/a
Default Final CFP: 2008 International Workshop on Multi-Core Computing Systems

************************************************** *********************
EXTENDED PAPER SUBMISSION DEADLINE: November 20, 2007
************************************************** *********************
2008 International Workshop on Multi-Core Computing Systems
(MuCoCoS'08)

Barcelona, Spain, March 4 - 7, 2008; in conjunction with CISIS'08.

<http://www.par.univie.ac.at/~pllana/mucocos08>
************************************************** *********************

Context
-------

- The improvement of the processor performance by increasing the clock
rate has reached its technological limits. Increasing the number of
processor cores rather than clock rate can give better performance and
reduce problems like energy consumption, heat dissipation and design
complexity. We are witnessing the emergence of multi-core processors
in all markets from laptops and game consoles to servers and
supercomputers.

Topics of Interest
------------------

- The topics of the workshop include but are not limited to:
> multi-core architectures
> interconnection networks
> multi-core embedded systems
> programming languages and models
> algorithms for multi-core computing systems
> applications for multi-core systems
> performance modeling and evaluation of multi-core systems
> design space exploration
> resource usage optimization
> tool-support for multi-core systems
> compilers, runtime and operating systems


Submission Guidelines
---------------------

- The papers should be prepared using the IEEE CS format (instructions
for LaTex users are available at
<http://www.par.univie.ac.at/~pllana/mucocos08/IEEE_CS_Latex.zip>),
and no longer than 6 pages. Submitted papers will be carefully
evaluated based on originality, significance to workshop topics,
technical soundness, and presentation quality.

- Submission of the paper implies that should the paper be accepted,
at least one of the authors will register and present the paper at the
workshop. Proceedings of the workshop will be published by IEEE
Computer Society Press. The best papers presented at the workshop will
be selected for publication in an international journal.

- The papers should be submitted electronically via CISIS'08 website
<http://www.cisis-conference.eu/>

Important Dates
---------------

- Paper submission deadline: November 20, 2007 (Extended)
- Notification: December 10, 2007
- Registration: December 20, 2007
- Final version of the paper: January 2, 2008
- Workshop: March 4 - 7, 2008

Keynote Speaker
---------------

- David A. Bader
Head of the Sony-Toshiba-IBM center of competence for the Cell BE
processor.
Georgia Institute of Technology, USA
<http://www.cc.gatech.edu/~bader/>

Workshop Co-chairs
------------------

- Leonard Barolli, Fukuoka Institute of Technology, Japan
- Sabri Pllana, University of Vienna, Austria
- Fatos Xhafa, Polytechnic University of Catalonia, Spain

Program Committee
-----------------

- David A. Bader, Georgia Institute of Technology, USA
- Leonard Barolli, Fukuoka Institute of Technology, Japan
- Siegfried Benkner, University of Vienna, Austria
- Luca Benini, University of Bologna, Italy
- François Bodin, IRISA, University of Rennes, France
- Rajkumar Buyya, University of Melbourne, Australia
- Michel Cosnard, INRIA, France
- Nathalie Drach, University of Paris VI - Pierre & Marie Curie,
France
- Michael Gschwind, IBM T.J. Watson Research Center, USA
- Eleni Karatza, Aristotle University of Thessaloniki, Greece
- Michael McCool, University of Waterloo, and RapidMind Inc., Canada
- Pierre Michaud, IRISA/INRIA, France
- Bernd Mohr, Research Centre Jülich, Germany
- Lasse Natvig, Norwegian University of Science and Technology, Norway
- Mohamed Ould-Khaoua, Sultan Qaboos University, Oman, and University
of Glasgow, UK
- Sabri Pllana, University of Vienna, Austria
- Vivek Sarkar, Rice University, USA
- Jie Tao, University of Karlsruhe, Germany
- Jesper Larsson Träff, C&C Research labs, NEC Europe Ltd, Germany
- Manolis Vavalis, CERETETH, Greece
- Brian Vinter, University of Copenhagen, Denmark
- Roland Wismüller, University of Siegen, Germany
- Fatos Xhafa, Polytechnic University of Catalonia, Spain
- Hans Zima, University of Vienna, Austria, and JPL/Caltech, USA

Contact Person
--------------

- Sabri Pllana
University of Vienna, Austria
T. +43 1 4277 39411
F. +43 1 4277 9394
<pllana [at] par.univie.ac.at>
<http://www.par.univie.ac.at/~pllana/>

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
2nd CFP: DATICS 2008 - Design, Analysis and Tools for IntegratedCircuits and Systems DATICS2008 Verilog 0 03-08-2008 09:58 PM
Call for Papers: The 2006 IAENG International Workshop on Scientific Computing and Computational Statistics [email protected] FPGA 0 12-27-2005 04:58 AM
International Workshop on Applied Reconfigurable Computing ARC2005 - CALL FOR PARTICIPATION Jo?o M. P. Cardoso FPGA 0 01-20-2005 07:28 PM
International Workshop on Applied Reconfigurable Computing (ARC): 2nd call for papers Jo?o M. P. Cardoso FPGA 0 10-07-2004 12:02 PM
CFP: International Workshop on Applied Reconfigurable Computing (ARC 2005) Jo?o M. P. Cardoso FPGA 0 08-18-2004 07:20 PM


All times are GMT +1. The time now is 07:52 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved