FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-26-2006, 07:01 AM
Guest
 
Posts: n/a
Default FIFO design

what is the difference in using DPRAM instead of RAM for asynchronous
FIFO design?

Is it necessary to use DPRAM for designing Asynchronous FIFO?

Reply With Quote
  #2 (permalink)  
Old 02-26-2006, 06:08 PM
Peter Alfke
Guest
 
Posts: n/a
Default Re: FIFO design

A dual-port RAM is ideal, because you can dedicate one port to the
writing, and the other one to the reading, with no interaction between
them (until you go full or empty).Only the flag control is tricky.
With a single port RAM, you must arbitrate between the asynchronous
reading and writing, since the RAM can only perform one operation at a
time.
A low-performance (<100 MHz) multi-Mega-bit FIFO might be best
implemented in a single-port dynamic RAM plus the external arbitration
logic. But in that DRAM you must then arbitrate between read, write,
and refresh. I would design this as a hierarchy of two small dual-port
RAM-based FIFOs at the write and read side, plus a large dynamic RAM
in the middle.
Peter Alfke, Xilinx

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
fifo interface design Readon Verilog 1 11-08-2007 03:29 PM
need FIFO design matereial vishnu Verilog 0 03-17-2006 05:48 AM
async fifo design Michael Dreschmann FPGA 9 12-03-2005 11:36 AM
FIFO design Simone Winkler FPGA 9 12-11-2003 11:32 PM


All times are GMT +1. The time now is 05:09 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved