FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-26-2003, 06:30 PM
Peter Alfke
Guest
 
Posts: n/a
Default Re: FPGA SRAM

Sorry to disappoint you:
The XC2S300E has 16 BlockRAMs, each of which has 4096 bits, for a total of 64K
bits.
There are also over 6000 Look-Up Tables, each of which can be configured as a
16-bit RAM.
If you need 8 megabytes of RAM, you have to go off-chip. This applies to any
FPGA from any manufacturer. FPGA chip area is too precious for such large
memories.
Peter Alfke, Xilinx
===================================
Carlos wrote:

> Hi,
>
> Does anyone know how much SRAM is available on the XILINX XC2S300E SPARTAN
> IIE FPGA? Am I right in thinking it's 8096K Bytes? I'm planning on using
> the RAM32X1S module, I was wondering how many can I have inside a single
> FPGA.
>
> Thanks for any help,


Reply With Quote
  #2 (permalink)  
Old 12-26-2003, 08:41 PM
Carlos
Guest
 
Posts: n/a
Default FPGA SRAM

Hi,

Does anyone know how much SRAM is available on the XILINX XC2S300E SPARTAN
IIE FPGA? Am I right in thinking it's 8096K Bytes? I'm planning on using
the RAM32X1S module, I was wondering how many can I have inside a single
FPGA.

Thanks for any help,


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
FPGA - SRAM communication problem rootz Verilog 1 07-26-2005 06:34 PM
SRAM vs Cache Michael Verilog 1 09-22-2003 10:01 AM


All times are GMT +1. The time now is 09:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved