FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-14-2003, 05:22 AM
Sudip Saha
Posts: n/a
Default FPGA Device Utilization

Hi All,

I am looking for documentation on
estimation of FPGA device utilization from a high level design specification(idea). Can anybody tell me where I can find out this kind of document which gives idea about how to do rough estimate of gate count(ASIC) or device utilization from a high level design description. The design will ofcourse be made in VHDL/Verilog.
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
i2c device bharathi Verilog 1 11-19-2004 07:51 PM
0.13u device with 5V I/O Jim Granville FPGA 18 11-12-2003 11:44 PM
device progamming hardware found; device programming software sought 2Penny FPGA 0 11-05-2003 04:51 AM

All times are GMT +1. The time now is 04:13 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved