 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
06-14-2005, 05:26 PM
|
|||
|
|||
errors during MAP
Hello,
Could you, please, give any insight on what can cause the following errors (i got many)? I also have the same errors on the internal signals, not only xilinx nets. Thanks Vladislav ------------------------------------------------------------------------------------ ERROR:MapLib:661 - LUT4 symbol "daisy_all_i/rf_i/rf_dbi_i/_n0018[0]" (output signal=daisy_all_i/rf_i/rf_dbi_i/_n0018[0]) has input signal "daisy_all_i/tc_rx_apoc_mode" which will be trimmed. See the trim report for details about why the input signal will become undriven. ------------------------------------------------------------------------------------ 
|
 |
| Bookmarks |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| ISE/XPS ERRORS | Jerry | FPGA | 1 | 12-14-2004 07:43 AM |
| XPS errors | Jerry | FPGA | 0 | 12-10-2004 03:40 AM |
| How do I fix this type of errors? | Kelvin @ SG | FPGA | 6 | 03-05-2004 02:16 PM |
| Synthesis errors? | Ken Morrow | FPGA | 3 | 01-22-2004 12:57 PM |
All times are GMT +1. The time now is 11:56 AM.
