FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-13-2004, 02:17 PM
Henning Bahr
Guest
 
Posts: n/a
Default Error: (vsim-3341) Cannot open file

Hi there!
I'm getting the following error when I'm simulating with Modelsim:

# ** Error: (vsim-3341) Cannot open file "outDataFile.txt". File is
already open.
# Time: 4993405 ns Iteration: 1 Instance: /testbench/dut

Simulating the same design with NCSim works out fine. The file
"outDataFile.txt" is correctly written. But why is Modelsim refusing
this?
The following part is the code for the file I/O:

file_open (outDataFile,"outDataFile.txt" , write_mode);
for i in memory_matrix'range loop
data_file:=memory_matrix(i);
hwrite (outline,data_file);
writeline (outDataFile, outline);
end loop;
file_close (outDataFile);

I have set a breakpoint at the first line. It appears that the error
occurs already at the very first time this statement is invoked. There
is no other file_open command in the model. Why does Modelsim think
this file already open?

Thanks in advance for your help.
Henning
Reply With Quote
  #2 (permalink)  
Old 01-13-2004, 06:41 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Error: (vsim-3341) Cannot open file

Henning Bahr wrote:
> Hi there!
> I'm getting the following error when I'm simulating with Modelsim:
>
> # ** Error: (vsim-3341) Cannot open file "outDataFile.txt". File is
> already open.
> # Time: 4993405 ns Iteration: 1 Instance: /testbench/dut
>
> Simulating the same design with NCSim works out fine. The file
> "outDataFile.txt" is correctly written. But why is Modelsim refusing
> this?


Maybe your file declaration says "open".

-- Mike Treseler

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Error: EDA Netlist Writer failed to generate FPGA Xchange file [email protected] Verilog 0 07-24-2008 04:40 PM
open sdf zip file paz Verilog 4 02-15-2007 01:03 PM
Re: writing a 8bit char on a binary file, error... TorbaX Verilog 1 08-08-2003 07:47 PM
Re: writing a 8bit char on a binary file, error... Steven Sharp Verilog 0 08-08-2003 02:09 AM


All times are GMT +1. The time now is 01:05 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved