FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-31-2007, 01:27 PM
ogrenci
Guest
 
Posts: n/a
Default ERROR:Simulator:222 - Generated C++ compilation was unsuccessful

Hi,
I want to make a simulation. However, I get an
error like below. I dont know how to solve this
problem.

does anybody have an idea about this
problem?

THE ERROR:


Running Fuse ...
Compiling vhdl file "C:/work/prj/main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/work/prj/tb1.vhw" in Library work.
Entity <tb1> compiled.
Entity <tb1> (Architecture <testbench_arch>) compiled.
Parsing "tb1_beh.prj": 0.19
Codegen work/main: 0.02
ERROR:Simulator:222 - Generated C++ compilation was unsuccessful
Codegen work/main/Behavioral: 0.05
Codegen work/tb1: 0.00
ERROR:Simulator:222 - Generated C++ compilation was unsuccessful
Codegen work/tb1/testbench_arch: 0.05

Reply With Quote
  #2 (permalink)  
Old 10-31-2007, 11:06 PM
Alex Colvin
Guest
 
Posts: n/a
Default Re: ERROR:Simulator:222 - Generated C++ compilation was unsuccessful

>THE ERROR:

>ERROR:Simulator:222 - Generated C++ compilation was unsuccessful


I've run into something like this fairly often. Usually because the
[C++] compiler was unable to write the executable, because Windows thought
it was busy.
There's a message about "unable to delete...", but it's usually lost in
the shuffle.

If this is the case, kill any runaway simulation process. If the file
remains busy, rename it. If that fails, pay your respects to Windows and
reboot.

--
mac the naf
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
MXE compilation error [email protected] FPGA 0 03-16-2007 03:09 PM
ERROR:Simulator:222 - Generated C++ compilation was unsuccessful Roger FPGA 0 09-06-2006 05:32 PM
Error 10170 syntax error during compilation Jughead Verilog 3 08-28-2006 07:32 AM
Compilation order of verilog files in NCVerilog/VCS simulator to choose the dealy mode Kesav Verilog 0 02-21-2006 08:17 PM


All times are GMT +1. The time now is 06:22 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved