FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-12-2004, 02:50 AM
Posts: n/a
Default Error message in Mapping while using Xilinx ISE 6.1.03i

I have a new project which I created in Xilinx ISE 6.1 which
accepts an edif top-level module type on virtex-II device family,
xc2v6000 Device, ff1517 package, speed grade -4. The edif file is
generated using SynplifyPro software.
The first step to translate the edif file works fine and
generates no error messages. But, when I go to the next step and I do
the mapping, I get the following error:

Started process "Map".

Using target part "2v6000ff1517-4".
FATAL_ERROReviceResourceModel:basnpdevice.c:620: 1.23 - bad nph file
will terminate. To resolve this error, please consult the Answers
and other online resources at http://support.xilinx.com. If you
need further
assistance, please open a Webcase by clicking on the "WebCase" link
ERROR: MAP failed
Process "Map" did not complete.

Mapping Module fp_mul . . .
MAP command line:
map -intstyle ise -p xc2v6000-ff1517-4 -cm area -pr b -k 4 -c 100 -tx
off -o fp_mul_map.ncd fp_mul.ngd fp_mul.pcf
Mapping Module fp_mul: failed

Can anyone please give me an insight on what the problem
can be. I suspect there is a problem with ISE installation.

Thanks and Regards,
Sachin Gandhi
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
What does this error message mean ? jg.lee Verilog 0 08-23-2005 09:44 PM
icarus error message during code generation schellho Verilog 0 03-11-2005 09:16 PM
sdf_annotate error message Vineet Verilog 1 04-28-2004 01:48 AM
Error Message when using process with wait-statement in testbench Vazquez FPGA 2 10-20-2003 09:10 AM

All times are GMT +1. The time now is 04:57 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved