FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-18-2006, 05:26 AM
Thang Nguyen
Guest
 
Posts: n/a
Default ERROR:MDT - ERROR FROM TCL:- linux_mvl31 ()

Hi,

I start to work on FPGA Embedded system. I am trying to port the MonstaVista Linux on the system.

First I built the system with EDK, the option for my system is: XUPV2P:

powerPC 405 300MHz Bus 100MHz

RS232_Uart_1 OPB UART 1655 (interrupt)

Ethernet_MAC OPB ETHERNET (interrupt)

SysACE_Compact Flash (interrupt) DDR_512MB

I continue to work on software platform which is:

Linux_mv131 version 1.01.b

MEM_SIZE 0x10000000

PLB_CLOCK_FREQ_HZ 100000000 (100 MHz)

Connected_periphs RS232_Uart_1, Ethernet_MAC, SysACE_CompactFlash, opb_intc_0

After generate the bitstream, then Generate Libraries and BSPs, I meet this error:

TARGET_DIR : D:\My_Researches\Workspace\Report2\os\

ERROR:MDT - ERROR FROM TCL:- linux_mvl31 () - /usr/bin/bash: -c: line 1: unexpected EOF while looking for matching `"' /usr/bin/bash: -c: line 2: syntax error: unexpected end of file while executing "exec bash -c "cp -Rfp $cur_dir/linux/* $value"" (procedure "::sw_linux_mvl31_v1_01_b:ost_generate" line 166) invoked from within "::sw_linux_mvl31_v1_01_b:ost_generate 43482512"

ERROR:MDT - Error while running "post_generate" for processor ppc405_0...

make: *** [ppc405_0/lib/libxil.a] Error 2

If you meet this before, PLease give me some recommendation.

I highly appreciate your help.

Happy Christmas,

Thang Nguyen
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Error 10170 syntax error during compilation Jughead Verilog 3 08-28-2006 07:32 AM
Quartus 5.0sp1 -- Error: Unexpected error in JTAG server -- errorcode 33 Tommy Thorn FPGA 1 07-12-2005 07:02 AM
never seen XST error john wo FPGA 3 06-14-2005 05:39 PM
"Error loading design" error thomasc Verilog 5 03-07-2005 08:22 AM


All times are GMT +1. The time now is 11:35 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved