FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-31-2006, 05:43 AM
Posts: n/a
Default Error : iMPACT 1208 : -'1' Boundary-Scan chain test failed at bit position 1

Error : iMPACT 1208 : -'1' Boundart-Scan chain test failed at bit
position 1

A problem may exist in the hardware configuration.
Check that the cable, scan chain, and the power connections are intact,
that the specifed scan chain configuration matches the actual hardware,
and that the power supply is adequate and delivering the correct

Hi ,
I am newly using the Xilinx Spartan 3 FPGA starter kit, all
these days when I used to switch on the kit I used to see the RED LED's
glow one after the other and was able to see the "SPARTAN 3 STARTER
KIT" running on the SEVEN SEGMENT LED display, I tried to download some
code into the FPGA/ PROM , wanting to see some output, during trying to
do that also the board was displaying the messages but now all of a
sudden the FOGA KIR is not displaying the messages and I am getting the
above error......

Could anybody please tell me what could be the problem......is it that
by any chance my board is dead and my 99$ are burnt :-(((..............

Please help.........

Short of Words,

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
boundary scan example with spartan3 antonio bergnoli FPGA 0 03-14-2006 03:01 PM
boundary scan of altera epm570F colin FPGA 3 01-13-2006 10:10 AM
iMPACT Boundary-Scan Error Darien A. Gothia FPGA 2 03-26-2005 10:34 PM
No device found in Boundary Scan Chain, for Xilinx PC4 Cable [email protected] FPGA 0 01-15-2005 07:58 PM
JTAG boundary scan xc2v6000 T. Irmen FPGA 1 11-16-2004 12:07 PM

All times are GMT +1. The time now is 05:00 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved