FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-20-2004, 03:30 PM
Posts: n/a
Default ERROR:HDLParsers:164

I have a corgen generated component in part of my design, when I go to
synthesize it, it comes up with this error:

ERROR:HDLParsers:164 ……. unexpected $

However when I synthesise the sub sections of the design that use this
same core, this works fine. It seems to have a problem when I compile
the whole design. Can any one help??
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Error 10170 syntax error during compilation Jughead Verilog 3 08-28-2006 08:32 AM
"Error loading design" error thomasc Verilog 5 03-07-2005 09:22 AM

All times are GMT +1. The time now is 01:09 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved