FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-02-2006, 11:47 PM
Fizzy
Guest
 
Posts: n/a
Default EDK and SYSGEN

Any buddy know how the following can be done.

I need to connect the model developed in sysgen to EDK desgin. The EDK
design has PowerPC405 so EDK Pcore block in Sysgen is useless as it
only supports FSL for microblaze...

Any suggestion how it can be done... Only objective is to integrate
some model developed to PLB bus in EDK as user core

Reply With Quote
  #2 (permalink)  
Old 05-03-2006, 02:00 AM
Guest
 
Posts: n/a
Default Re: EDK and SYSGEN

The APU might work well for that. It's closer to the FSL than the PLB
and OPB are, and it's faster. But I'm assuming your PPC405 is in a V4
....

-Greg

Reply With Quote
  #3 (permalink)  
Old 05-03-2006, 06:46 AM
Fizzy
Guest
 
Posts: n/a
Default Re: EDK and SYSGEN

I thought about APU but its kind a hard because all i want to do is to
hook my SYSGEN based model to PLB. I am sure there must be a easier way
its just i ma not aware

Reply With Quote
  #4 (permalink)  
Old 05-03-2006, 10:03 PM
Guest
 
Posts: n/a
Default Re: EDK and SYSGEN

Have you looked at xapp717? They connect a few registers to the ppc
using a "subset" of the apu interface, and it only takes a page or so
of code.

-Greg

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
SysGen installation problem Terrence Mak FPGA 0 01-05-2005 04:55 AM
microblaze using SysGen Terrence Mak FPGA 1 12-01-2004 07:38 PM
SysGen 6.2: Error when generating hardware cosim Tonny FPGA 0 10-27-2004 07:49 PM
Virtex2Pro + SysGen Terrence Mak FPGA 0 01-02-2004 07:34 AM


All times are GMT +1. The time now is 08:06 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved