FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-17-2005, 12:01 PM
Christoph Lauer
Guest
 
Posts: n/a
Default edk sram interface - board definitions files xbd

Hi,

I am currenty trying to write a definition file for the board we are
developing. Our FPGA (XC2V6000) is connected to a ISSI SRAM with a data
width of 8 bit. The OPB External Memory Controller datasheed says I have
controll over the parameter C_MEMX_WIDTH which describes the width of
the x-th memorybank data bus. Unfortunately the EDK ports (in the .mhs
file) my interface on a 32 bit data bus, like this:
PORT Mem_DQ = 0b000000000000000000000000 & fpga_0_SRAM_256Kx8_Mem_DQ
Synthesising this fails.
Any idea how to tell EDK that it shall generate a 8-bit SRAM-Interface?
Thank you anyway,

C. Lauer
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
question about always definitions Moritz Verilog 11 07-27-2008 07:17 PM
SRAM on spartan3 board fpgawizz FPGA 0 03-05-2005 03:43 PM
Prototyping board with 4+ MB SRAM? H. Peter Anvin FPGA 3 11-05-2003 07:21 PM


All times are GMT +1. The time now is 11:39 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved