FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-21-2004, 05:25 PM
ram
Guest
 
Posts: n/a
Default EDK - Desinging system with C++

Hi Group Members,
Xilinx claims it supports C++ system design(s/w part ) with EDK tool
kit.
I am having virtex 2 pro board from Insight, i would like to design
systems with c++, one way i could think of is by building the c++
appliction on top of c functions given for the peripherals.But in
doing so, if i am not wrong i should have linker script specifying how
to map the data on memory, as a newbie i am not sure how to do that.
My questions are
1.is the linker script the same for both c/c++
2.Is there an advantage in designing C++ applicatoin on top of C
functions.
3.Is there any document that details the nuances of how to design
system using C++.

Thank you for your suggestions and replies.
Regards
Ram
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
system verilog terabits Verilog 1 12-12-2006 02:23 AM
System Verilog Swapnajit Mittra Verilog 0 11-02-2004 06:23 PM
System Verilog Russ Verilog 0 11-02-2004 04:21 PM


All times are GMT +1. The time now is 10:39 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved