FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-05-2006, 07:32 AM
ahakan
Guest
 
Posts: n/a
Default done pin didn't go high

Hi,

I'm working on a board of V2P70 and a flash memory. I didn't have any problems programming the FPGA however all of a sudden I receive an error of 'done pin didn't go high' while I'm trying to program the FPGA in Boundary Scan Mode. I still can initialize the noundary scan chain and assign the bit file to the FPGA yet I cannot program it.

I hope someone can help me
Reply With Quote
  #2 (permalink)  
Old 04-05-2006, 01:28 PM
Guru
Guest
 
Posts: n/a
Default Re: done pin didn't go high

I had the same problems using parallel cable 3 - sometimes done pin
did't go high.
Now I am using Platform Cable USB and the problems are gone (and the
programming is very fast).

Cheers,

Guru

Reply With Quote
  #3 (permalink)  
Old 04-05-2006, 02:25 PM
ahakan
Guest
 
Posts: n/a
Default Re: done pin didn't go high

Thanks for your response, but I am using Parallel Cable IV, so I guess the problem is not due to the parallel cable (I tried the Platform Cable USB as well).
Reply With Quote
  #4 (permalink)  
Old 04-06-2006, 08:13 AM
Guest
 
Posts: n/a
Default Re: done pin didn't go high

If you're sure your programming hardware is OK, then you probably have
a bad bit stream. The FPGA won't raise done if the stream fails
certain checks.

Are you sure it's formatted correctly for the programming mode?

Reply With Quote
  #5 (permalink)  
Old 04-06-2006, 08:35 AM
Zara
Guest
 
Posts: n/a
Default Re: done pin didn't go high

On Wed, 5 Apr 2006 05:25:59 -0700, ahakan <> wrote:

>Thanks for your response, but I am using Parallel Cable IV, so I guess the problem is not due to the parallel cable (I tried the Platform Cable USB as well).



I have the same problem from time to time with PCIV (not tried with
other cables) and XC3S400.

Sometimes it is just a momentary problem, you muts just try again and
it programs OK. Sometimes it is plain stupidity of (I suppose) the
FPGA, switch power off and on again, it usually works.

Best regards,

Zara
Reply With Quote
  #6 (permalink)  
Old 04-06-2006, 07:05 PM
Guest
 
Posts: n/a
Default Re: done pin didn't go high


Zara wrote:
> On Wed, 5 Apr 2006 05:25:59 -0700, ahakan <> wrote:
>
> >Thanks for your response, but I am using Parallel Cable IV, so I guess the problem is not due to the parallel cable (I tried the Platform Cable USB as well).

>
>
> I have the same problem from time to time with PCIV (not tried with
> other cables) and XC3S400.
>
> Sometimes it is just a momentary problem, you muts just try again and
> it programs OK. Sometimes it is plain stupidity of (I suppose) the
> FPGA, switch power off and on again, it usually works.
>
> Best regards,
>
> Zara

Hi,

I have had this problem with certain bit files on Spartan 2, 2e and 3.
If you are just loading the FPGA then power cycling will probably be
adequate - if you are using FLash to program the FPGA at power up you
may need to erase the flash first, then power cycle.

kevin

Reply With Quote
  #7 (permalink)  
Old 05-05-2006, 07:54 PM
Andrew Lohbihler
Guest
 
Posts: n/a
Default Re: done pin didn't go high


"Zara" <[email protected]> wrote in message
news:[email protected]
> On Wed, 5 Apr 2006 05:25:59 -0700, ahakan <> wrote:
>
>>Thanks for your response, but I am using Parallel Cable IV, so I guess the
>>problem is not due to the parallel cable (I tried the Platform Cable USB
>>as well).

>
>
> I have the same problem from time to time with PCIV (not tried with
> other cables) and XC3S400.
>
> Sometimes it is just a momentary problem, you muts just try again and
> it programs OK. Sometimes it is plain stupidity of (I suppose) the
> FPGA, switch power off and on again, it usually works.
>
> Best regards,
>
> Zara



I have always had this problem using the parallel cable IV as above. Even
with my Virtex 4 board the problem was even more apparent likely because the
bit files are so much larger. My strategy was to switch the board off and on
and restart iMPACT and possibly even regenerate the bit file. I think that
the parallel stream occasionally creates errors and this error happens. I
always program the SPROM and do my unit testing from there rather than
program every time with the JTAG port.

Hope that helps,
Andrew


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
High Load Marco FPGA 8 10-06-2005 11:54 AM
Spartan3 Done is not going high Brad Smallridge FPGA 3 07-30-2005 02:48 AM
high fan out skew in v2pro skherich FPGA 3 03-05-2005 02:03 PM
USB OTG high speed rickman FPGA 2 06-06-2004 12:27 AM


All times are GMT +1. The time now is 04:11 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved