FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-27-2003, 12:50 AM
kris
Guest
 
Posts: n/a
Default Does a dont_use statement exist?

Hi guys,

Is it possible to somehow put a synthesis constraint
(preferably with a flag or with directly in the verilog netlist and
otherwise in the synthesis constraint file)
such that the MUXes from the slices (e.g. MUXF5) are not used, but instead
all logic is
mapped directly onto the LUT's without these Muxes?

Like for example for an asic design you can tell to synopsys to not use
certain standard cells
by "set_dont_use { lib/gate }"
I'm looking for the FPGA equivalent.

Is this uberhaupt possible?
I'm using ISE 5.2 of Xilinx. The FPGA platform is the Virtex II..

Thanks,

Kris



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
wait statement. [LinuxFc4]GaLaKtIkUs™ Verilog 13 08-25-2005 07:31 PM


All times are GMT +1. The time now is 07:00 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved