FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-05-2004, 06:07 AM
Kelvin @ SG
Guest
 
Posts: n/a
Default Do all the Vertex DCM outs use same global clock tree?

Hi, there:

Assume my chip uses the CLK180 and CLK90 at same time, does it mean CLK180 &
CLK90 uses
the same global clock tree? Or, do I need to instantiate a BUFG for each of
them?

Best Regards,
Kelvin




Reply With Quote
  #2 (permalink)  
Old 01-05-2004, 04:38 PM
Austin Lesea
Guest
 
Posts: n/a
Default Re: Do all the Vertex DCM outs use same global clock tree?

Kevin,

Yopu need a separate BUFG for each. All BUFG resources are matched, so
that the skew specs apply at the end of a BUFG, not at the output of the
DCM.

Austin

Kelvin @ SG wrote:
> Hi, there:
>
> Assume my chip uses the CLK180 and CLK90 at same time, does it mean CLK180 &
> CLK90 uses
> the same global clock tree? Or, do I need to instantiate a BUFG for each of
> them?
>
> Best Regards,
> Kelvin
>
>
>
>


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Forcing ISE to keep a clock net OFF of the global clocks M E Verilog 6 09-29-2007 10:16 AM
How is a global clock in an xc9500 used in verilog? Verilog 0 01-24-2007 02:11 PM
Skew on a clock tree on a virtex II : what is the good figure ? jean-francois hasson FPGA 1 08-13-2003 11:32 PM


All times are GMT +1. The time now is 01:40 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved