FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-08-2006, 06:59 AM
Nitesh
Guest
 
Posts: n/a
Default DMA using fpga pci card

I had posted earlier my issues with Fpga card.

http://groups.google.com/group/comp....f880630f20ca74

The AMIRIX fpga card uses powerspan II pci bus switch fro Tundra. The
powerpc inside teh fpga has linux running..I have some data in my PLB
master/slave module which has to be transferred to the host pc. So I
was suggested to llok into DMA transfer part. I went through the
powerspan II manual . It doesnt provide the details of data cycle for
the DMA . i.e it only says to write the DMA configuration registers
with the source address , destination address... and then raisethe go
signal. Now my problem is that the source address needs to be the
on-board RAM address. I dont want to use the onboard RAM.I dont want to
use the powerpc either. I wanted to write a module in vhdl to do the
confguration adn the forward the data to the bridge. I dont know
whether this is possible. I

I dont have experience in this field. How can I do a transfer of data
from my master/slave module to the host computer?
Is there a way ?
Thanks,
Nitesh

Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
DMA with powerspan II -Fpga card Nitesh FPGA 4 01-09-2006 04:19 PM
SD Card and FPGA Martin Schoeberl FPGA 7 02-23-2005 06:25 PM
PCMCIA FPGA Card FPGA 0 10-13-2003 08:13 AM


All times are GMT +1. The time now is 12:09 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved