FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-31-2007, 11:31 PM
David Binnie
Guest
 
Posts: n/a
Default Digilent V2P Board

Using the Digilent XUP V2P Board, I have to use additional memory (256 Mb
DDR SDRAM).

The only memory drivers I can find run with the embedded processor kit. I
do not wish to use the PowerPC or Microblaze processor nor the EDK. Does
any one have access to some code to access the add on memory module
directly.

tdb


Reply With Quote
  #2 (permalink)  
Old 11-06-2007, 07:17 AM
Andreas Ehliar
Guest
 
Posts: n/a
Default Re: Digilent V2P Board

On 2007-10-31, David Binnie <[email protected]> wrote:
> Using the Digilent XUP V2P Board, I have to use additional memory (256 Mb
> DDR SDRAM).
>
> The only memory drivers I can find run with the embedded processor kit. I
> do not wish to use the PowerPC or Microblaze processor nor the EDK. Does
> any one have access to some code to access the add on memory module
> directly.


Try looking for the memory interface generator (MIG) on Xilinx' homepage.
You will have to register to access it, but as far as I know, anyone can
register.


/Andreas
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
UK source for Digilent S3 board? Mike Harrison FPGA 2 05-09-2006 03:53 PM
about digilent board deadflower FPGA 3 12-18-2004 02:58 AM
Digilent board Sergio Tassinari FPGA 4 09-17-2003 05:55 PM


All times are GMT +1. The time now is 04:17 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved