FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-03-2006, 05:38 AM
Guru Prasad
Guest
 
Posts: n/a
Default detailed description on the archetecture of FPGA's/CPLD's

Hello,

I am verry new to this Field and i would be verry happy if anybody would sujjest me a link or any document which gives me an idea on what an FPGA/CPLD is and its arcitecture,how a vhdl code is actually implmented in these... Regards, Guru Prasad
Reply With Quote
  #2 (permalink)  
Old 05-03-2006, 12:21 PM
Aurelian Lazarut
Guest
 
Posts: n/a
Default Re: detailed description on the archetecture of FPGA's/CPLD's

go to one of the main PLD/FPGA vendors websites and take a look,
download some datasheets and/or application notes.
or just google for "FPGA". If you able to post a message here, it means
you have access to internet, so just spend some time learning
Have fun,
Aurash

Guru Prasad wrote:
> Hello,
>
> I am verry new to this Field and i would be verry happy if anybody would sujjest me a link or any document which gives me an idea on what an FPGA/CPLD is and its arcitecture,how a vhdl code is actually implmented in these... Regards, Guru Prasad

Reply With Quote
  #3 (permalink)  
Old 05-05-2006, 10:38 AM
Guest
 
Posts: n/a
Default Re: detailed description on the archetecture of FPGA's/CPLD's

Guru Prasad <[email protected]> wrote:
>Hello,


>I am verry new to this Field and i would be verry happy if anybody would sujjest me a link or any document which gives me an idea on what an FPGA/CPLD is and its arcitecture,how a vhdl code is actually implmented in these... Regards, Guru Prasad


http://en.wikipedia.org/wiki/FPGA
http://www.fpga4fun.com/

Other than that (simplified) it's a chip that can react to any digital input
and send any digital output according to your programming.

FPGA - Programming loaded at every startup. Fast & Big.
CPLD - Retains programming but have less capacity.

(hope I got it right

Reply With Quote
  #4 (permalink)  
Old 05-05-2006, 12:21 PM
Guest
 
Posts: n/a
Default Re: detailed description on the archetecture of FPGA's/CPLD's

>Hello,
>
>I am verry new to this Field and i would be verry happy if anybody would sujjest
> me a link or any document which gives me an idea on what an FPGA/CPLD is and
> its arcitecture,how a vhdl code is actually implmented in these...
> Regards, Guru Prasad


So, you're new to the field and don't know what an FPGA/CPLD is, but
you want a "detailed description" of the architecture?

You're new to the field, but you want to know how the VHDL is
implemented in the devices?

This is like a man who says he doesn't know what a car is, but wants a
"detailed description" of the engine management system and how it's
algorithms are implemented in an embedded processor.

My advice is to give up now. If your first action is to throw up your
hands and ask for help, you've no chance. If you know how to send a
message to this group, then you know how to use a search engine.

A year ago, I was "verry new to this Field". I'm still new to it.
Maybe in another five years I'll be able to claim an average
competence. But neither of us will get there the way you're going.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Available: Detailed RISC CPU IP Core Design Documentation John Gulbrandsen Verilog 0 04-10-2007 05:17 PM
Change this newsgroup description! Davy Verilog 4 11-14-2006 04:31 AM
ERROR:Xst:827 - bad synchronous description bobrics FPGA 2 03-27-2006 11:48 PM
bad syncronous description Benjamin Menküc FPGA 5 04-25-2005 11:43 PM
bad synchronous description error fpgawizz FPGA 1 03-03-2005 06:07 AM


All times are GMT +1. The time now is 03:47 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved