FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-02-2006, 08:28 AM
Fizzy
Guest
 
Posts: n/a
Default Deadlock PLB

Hi,

I need some direction and advice on integrating PLB slave. I have a
design which i want to integrate with processor using PLB. Any good
examples, tutorial or papers please. I am looking somthing like
designed in system generator

Thanks

Reply With Quote
  #2 (permalink)  
Old 05-02-2006, 09:02 PM
MM
Guest
 
Posts: n/a
Default Re: Deadlock PLB

"Fizzy" <[email protected]> wrote in message
news:[email protected] oups.com...
> Hi,
>
> I need some direction and advice on integrating PLB slave. I have a
> design which i want to integrate with processor using PLB. Any good
> examples, tutorial or papers please. I am looking somthing like
> designed in system generator
>
> Thanks


In EDK click on Hardware and then on Create or Import Peripheral. It will
open a wizard, which will create a framework design for you.


/Mikhail


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 11:42 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved