FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-04-2007, 07:34 PM
Posts: n/a
Default DDR2 Interface


I am designing a board with a Virex 4 and a DDR2 component. I have use
the MIG tool to generate an interface. However the pinout it has generte
is not ideal as there are a lot of crossed nets. Can I tweak the nets t
give me better routing or will this leave me with a non working interface
I cant really see any reason why it still wouldn't work.


Reply With Quote
  #2 (permalink)  
Old 11-04-2007, 09:41 PM
Posts: n/a
Default Re: DDR2 Interface


Did you create or edit the UCF (user constraint file) as noted in:


Step 2 of the flow chart?

This is where you choose the pins you want to use (constraint eh design
to use the pins you would like to use).

If you don't chose, the tools will choose for you. If you choose pins
that can not work, the tools will tell you that timing can't be met.

For example, choice of pins that should be together (like a data bus)
need to be in the same bank, or for wide interfaces, adjacent banks.

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Virtex5 PLL for DDR2 interface Barry FPGA 1 09-15-2007 03:56 PM
MPC 8321E DDR2 interface [email protected] FPGA 1 07-03-2007 06:25 PM
memory interface for DDR/DDR2 with xilinx spartan 3E/3A starter kits [email protected] FPGA 0 04-26-2007 11:11 PM
Using Samsung DDR2 memory with Xilinx Memory Interface Generator (MIG) [email protected] FPGA 1 07-14-2006 03:01 PM
Xilinx V4 & DDR2 Memory Interface Enzo Guerra FPGA 2 08-07-2005 05:48 PM

All times are GMT +1. The time now is 05:38 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved