FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-12-2007, 04:09 PM
Posts: n/a
Default DDR in spartan 3E


I use the Spartan display board (spartan 3E 1600), and I try to save a
complete video frame (1280*1024) in
a DDR. But I have many problem to simulate my code with the controler (from
Mig 1.72, VHDL).
Do you have a example, I would like to verify all information about Adress
( a10 never used, etc...).

Is it possible to save continualy a line (exept when refresh), and not need
to stop the write after a *8 burst.

There is an example with this card,
but I receive a black screen when i program the FPGA with the file.bit

(I receive a correct screen in direct Rx-> TX, with RAM only+, without

Thanks in advance.

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Migration from Spartan-2E to Spartan-3E Stefan Tillich FPGA 8 10-02-2006 12:41 PM
Spartan 3E slower that Spartan 3? George Mercury FPGA 30 04-24-2005 04:11 AM

All times are GMT +1. The time now is 02:05 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved