FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-04-2003, 04:06 AM
Yu Haiwen
Guest
 
Posts: n/a
Default DCM usage question

such a application
40MHz clkin, 20MHz clkdv output and 30MHz clkfx output
use clk0 feedback to clkfb

can both the clkdv and clkfx's de-skew be guaranteed?
Reply With Quote
  #2 (permalink)  
Old 07-04-2003, 01:58 PM
Marc Randolph
Guest
 
Posts: n/a
Default Re: DCM usage question

[email protected] (Yu Haiwen) wrote in message news:<[email protected] om>...
> such a application
> 40MHz clkin, 20MHz clkdv output and 30MHz clkfx output
> use clk0 feedback to clkfb
>
> can both the clkdv and clkfx's de-skew be guaranteed?


Howdy Yu,

What exactly do you mean by the "clkfx de-skew" portion of your
question? Considering that there is no fixed phase relationship
between asynchronous clocks (like your 30 MHz and 40 MHz), what good
would the de-skew be?

If you post a more complete description of your application, it would
likely result in multiple responses, possibly each outlining a
different way to meet your requirements.

Good luck,

Marc
Reply With Quote
  #3 (permalink)  
Old 07-07-2003, 06:41 AM
Jay
Guest
 
Posts: n/a
Default Re: DCM usage question

[email protected] (Marc Randolph) wrote in message news:<[email protected] om>...
> [email protected] (Yu Haiwen) wrote in message news:<[email protected] om>...
> > such a application
> > 40MHz clkin, 20MHz clkdv output and 30MHz clkfx output
> > use clk0 feedback to clkfb
> >
> > can both the clkdv and clkfx's de-skew be guaranteed?

>
> Howdy Yu,
>
> What exactly do you mean by the "clkfx de-skew" portion of your
> question? Considering that there is no fixed phase relationship
> between asynchronous clocks (like your 30 MHz and 40 MHz), what good
> would the de-skew be?
>
> If you post a more complete description of your application, it would
> likely result in multiple responses, possibly each outlining a
> different way to meet your requirements.
>
> Good luck,
>
> Marc


Thanks for your suggestion.
Let me explain the situation.

When we use the DLL function of DCM. All DCM output clocks are
phase-aligned to CLK0 and, therefore, are also phase-aligned to the
input clock.
There's no problem if I only use one of the clkdv output or clkfx
output.
But now I want to use both the tow output clocks, can they still both
phase-aligned to clkin?

I've read the Xilinx answer record 12582, which sugest to use tow DCMs
in series. Though my application is a little different, and I'm
thinking how about using tow DCMs in parallel. Would there be any
improvement?
Reply With Quote
  #4 (permalink)  
Old 07-07-2003, 05:25 PM
Peter Alfke
Guest
 
Posts: n/a
Default Re: DCM usage question

40 MHz has a period of 25 ns, and 30 MHz has 33.33333 ns. They meet
every third period of 30 MHz = every fourth period of 25 MHz.
Peter Alfke

Yu Haiwen wrote:
>
> such a application
> 40MHz clkin, 20MHz clkdv output and 30MHz clkfx output
> use clk0 feedback to clkfb
>
> can both the clkdv and clkfx's de-skew be guaranteed?

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Question about usage of register [email protected] Verilog 3 12-21-2007 02:44 PM
Usage of $input kb33 Verilog 14 10-05-2007 03:59 PM
reg, wire usage question bbrady Verilog 11 07-21-2007 02:15 AM
Question on $random usage in Cadence NC Verilog Doug Hillmer Verilog 2 09-11-2004 01:58 AM


All times are GMT +1. The time now is 12:09 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved