FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-17-2006, 07:33 PM
Fizzy
Guest
 
Posts: n/a
Default DCM

Does any buddy know How DCM work and does it require an input clock
sigal or a output signal from external oscillator can work also. Plus
how do i connect my code to the output of DCM

Thanks

Reply With Quote
  #2 (permalink)  
Old 05-17-2006, 07:51 PM
Falk Brunner
Guest
 
Posts: n/a
Default Re: DCM

Fizzy schrieb:
> Does any buddy know How DCM work and does it require an input clock
> sigal or a output signal from external oscillator can work also. Plus


RTFM.

> how do i connect my code to the output of DCM


Instanciate a component from Coregenerator?

Regards
Falk
Reply With Quote
  #3 (permalink)  
Old 05-17-2006, 08:05 PM
John_H
Guest
 
Posts: n/a
Default Re: DCM

"Fizzy" <[email protected]> wrote in message
news:[email protected] ups.com...
> Does any buddy know How DCM work and does it require an input clock
> sigal or a output signal from external oscillator can work also. Plus
> how do i connect my code to the output of DCM
>
> Thanks


In fewer words than the manual which you should read:
o The Delay Locked Loop is at the center.
o A series of delay elements can provide a delay of an input signal such as
that from an oscillator up to 20 ns, perhaps more.
o This multi-element delay chain is tapped at the right point so the delayed
input lines up with where you expect the next input to be at the reference
point you select.
o The DFS mode (frequency synthesis) taps and muxes this same delay line at
multiple points to give you the M/D frequency ratio.

The output from the DCM is a signal that often goes through a global clock
buffer.

Fizzy,
Are you expecting comp.arch.fpga to be an instructional forum for you? It
seems many of your posts are very green to the point that it doesn't look
like you do basic research on the items you have question about. If you're
new to programmable logic, welcome to the world ahead of you. Please read
the data sheets, read the user guides, read the textbooks on how to code
HDL. It's much more effective when this forum is used to help solve
problems rather than provide basic instruction which otherwise has multiple
sources.

Happy coding,
- John_H


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 09:29 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved