FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-31-2003, 07:51 PM
Posts: n/a
Default data recorder examples?

Hi I am new to programmable logic.
I got myself a Xilinx CoolRunner II CPLD design kit.
I would like to make a project to get into the swing of things.

I would like to make a data (Digital Pulse) Recorder.

Perhaps it count incoming pulses for a fixed length of time (or set by
pc) then store the count and time stamp in the CPLD or FPGA or
external memory to later be transferred to the PC
Perhaps out a serial rs232 port to the pc.

So simply a programmable logic device
Maybe some external memory
Serial interface to computer.

If storing the data is hard to do it could simply count the incoming
pulses for one minute, then transfer the data out to a pc and clear
the counter for the next cycle.

It would require that the pc be connected while acquiring data
This should only require a fast input pin and an output in ASCII
i.e. start and stop bits (I can convert it to rs232 with a external
max232 chip).

Does anyone have any examples (CPLD or FPGA), or web links to tutorial
type examples of such a project?


Reply With Quote
  #2 (permalink)  
Old 11-01-2003, 08:26 AM
Posts: n/a
Default Re: data recorder examples?

> Does anyone have any examples (CPLD or FPGA), or web links to tutorial
> type examples of such a project?

www.fpga4fun.com might help you
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Good Synthesizable memory examples KaRtiK Verilog 0 02-10-2004 08:03 PM
data recorder examples? bob Verilog 0 10-31-2003 07:52 PM
PSL (Sugar) tools & examples Andrew Mazin Verilog 2 09-19-2003 01:08 AM

All times are GMT +1. The time now is 11:18 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved